电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

5962F9853501VXC

产品描述ACT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDFP16, CERAMIC, DFP-16
产品类别逻辑    逻辑   
文件大小48KB,共2页
制造商Renesas(瑞萨电子)
官网地址https://www.renesas.com/
下载文档 详细参数 选型对比 全文预览

5962F9853501VXC概述

ACT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDFP16, CERAMIC, DFP-16

5962F9853501VXC规格参数

参数名称属性值
是否Rohs认证不符合
零件包装代码DFP
包装说明DFP, FL16,.3
针数16
Reach Compliance Codenot_compliant
ECCN代码EAR99
系列ACT
输入调节STANDARD
JESD-30 代码R-CDFP-F16
JESD-609代码e0
负载电容(CL)50 pF
逻辑集成电路类型OTHER DECODER/DRIVER
最大I(ol)0.008 A
功能数量1
端子数量16
最高工作温度125 °C
最低工作温度-55 °C
输出极性INVERTED
封装主体材料CERAMIC, METAL-SEALED COFIRED
封装代码DFP
封装等效代码FL16,.3
封装形状RECTANGULAR
封装形式FLATPACK
峰值回流温度(摄氏度)NOT SPECIFIED
电源5 V
Prop。Delay @ Nom-Sup20 ns
传播延迟(tpd)20 ns
认证状态Not Qualified
筛选级别MIL-PRF-38535 Class V
座面最大高度2.92 mm
标称供电电压 (Vsup)5 V
表面贴装YES
技术CMOS
温度等级MILITARY
端子面层Tin/Lead (Sn/Pb)
端子形式FLAT
端子节距1.27 mm
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
总剂量300k Rad(Si) V
宽度6.73 mm
Base Number Matches1

文档预览

下载PDF文档
ACTS138MS
December 1997
Radiation Hardened
TTL Input, 3-to-8 Line Decoder/Demultiplexer
Description
The Radiation Hardened ACTS138MS is an Inverting 3-to-8
Line Decoder/Demultiplexer with three TTL level binary
select inputs (A
0
, A
1
and A
2
). If the device is enabled, these
inputs determine which one of the eight normally high out-
puts will go low.
Two active low and one active high enable inputs (E
1
, E
2
and
E
3
) are provided to make cascaded decoder designs easier
to implement.
The ACTS138MS is fabricated on a CMOS Silicon on Sap-
phire (SOS) process, which provides an immunity to Single
Event Latch-up and the capability of highly reliable perfor-
mance in any radiation environment. These devices offer
significant power reduction and faster performance when
compared to ALSTTL types.
Specifications for Rad Hard QML devices are controlled
by the Defense Supply Center in Columbus (DSCC). The
SMD numbers listed below must be used when ordering.
Detailed Electrical Specifications for the ACTS138 are
contained in SMD 5962-98535. A “hot-link” is provided
on our homepage with instructions for downloading.
http://www.intersil.com/data/sm/index.htm
Features
• QML Qualified Per MIL-PRF-38535 Requirements
• 1.25Micron Radiation Hardened SOS CMOS
• Radiation Environment
- Latch-up Free Under any Conditions
- Total Dose . . . . . . . . . . . . . . . . . . . . . . 3 x 10
5
RAD(Si)
- SEU Immunity . . . . . . . . . . . <1 x 10
-10
Errors/Bit/Day
- SEU LET Threshold . . . . . . . . . . . >100MeV/(mg/cm
2
)
• Input Logic Levels . . . . . . . . . . V
IL
= 0.8V, V
IH
= (Vcc/2)
• Output Current
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±12mA
• Quiescent Supply Current. . . . . . . . . . . . . . . . . . . .20µA
• Propagation Delay . . . . . . . . . . . . . . . . . . . . . . . . . . 20ns
Applications
• Memory Decoding
• Data Routing
• Code Conversion
Ordering Information
SMD PART NUMBER
5962F9853501VEC
N/A
5962F9853501VXC
N/A
N/A
INTERSIL PART NUMBER
ACTS138DMSR-02
ACTS138D/Sample-02
ACTS138KMSR-02
ACTS138K/Sample-02
ACTS138HMSR-02
TEMP. RANGE (
o
C)
-55 to 125
25
-55 to 125
25
25
PACKAGE
16 Ld SBDIP
16 Ld SBDIP
16 Ld Flatpack
16 Ld Flatpack
Die
CASE OUTLINE
CDIP2-T16
CDIP2-T16
CDFP4-F16
CDFP4-F16
N/A
Pinouts
ACTS138 (SBDIP)
TOP VIEW
ACTS138 (FLATPACK)
TOP VIEW
A
0
1
A
1
2
A
2
3
E
1
4
E
2
5
E
3
6
Y
7
7
GND 8
16 V
CC
15 Y
0
14 Y
1
13 Y
2
12 Y
3
11 Y
4
10 Y
5
9 Y
6
A
0
A
1
A
2
E
1
E
2
E
3
Y
7
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
Y
0
Y
1
Y
2
Y
3
Y
4
Y
5
Y
6
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
File Number
4460
1

5962F9853501VXC相似产品对比

5962F9853501VXC 5962F9853501VEC
描述 ACT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDFP16, CERAMIC, DFP-16 ACT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDIP16, SIDE BRAZED, CERAMIC, DIP-16
是否Rohs认证 不符合 不符合
零件包装代码 DFP DIP
包装说明 DFP, FL16,.3 DIP, DIP16,.3
针数 16 16
Reach Compliance Code not_compliant not_compliant
ECCN代码 EAR99 EAR99
系列 ACT ACT
输入调节 STANDARD STANDARD
JESD-30 代码 R-CDFP-F16 R-CDIP-T16
JESD-609代码 e0 e0
负载电容(CL) 50 pF 50 pF
逻辑集成电路类型 OTHER DECODER/DRIVER OTHER DECODER/DRIVER
最大I(ol) 0.008 A 0.008 A
功能数量 1 1
端子数量 16 16
最高工作温度 125 °C 125 °C
最低工作温度 -55 °C -55 °C
输出极性 INVERTED INVERTED
封装主体材料 CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
封装代码 DFP DIP
封装等效代码 FL16,.3 DIP16,.3
封装形状 RECTANGULAR RECTANGULAR
封装形式 FLATPACK IN-LINE
峰值回流温度(摄氏度) NOT SPECIFIED NOT SPECIFIED
电源 5 V 5 V
Prop。Delay @ Nom-Sup 20 ns 20 ns
传播延迟(tpd) 20 ns 20 ns
认证状态 Not Qualified Not Qualified
筛选级别 MIL-PRF-38535 Class V MIL-PRF-38535 Class V
座面最大高度 2.92 mm 5.08 mm
标称供电电压 (Vsup) 5 V 5 V
表面贴装 YES NO
技术 CMOS CMOS
温度等级 MILITARY MILITARY
端子面层 Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
端子形式 FLAT THROUGH-HOLE
端子节距 1.27 mm 2.54 mm
端子位置 DUAL DUAL
处于峰值回流温度下的最长时间 NOT SPECIFIED NOT SPECIFIED
总剂量 300k Rad(Si) V 300k Rad(Si) V
宽度 6.73 mm 7.62 mm
Base Number Matches 1 1

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1973  330  706  2645  73  39  11  2  13  25 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved