LTC1417
Low Power 14-Bit, 400ksps
Sampling ADC Converter
with Serial I/O
FEATURES
s
s
s
s
s
s
s
s
s
s
s
s
DESCRIPTIO
16-Pin Narrow SSOP Package (SO-8 Footprint)
Sample Rate: 400ksps
±1.25LSB
INL and
±1LSB
DNL Max
Power Dissipation: 20mW (Typ)
Single Supply 5V or
±5V
Operation
Serial Data Output
No Missing Codes Over Temperature
Power Shutdown: Nap and Sleep
External or Internal Reference
Differential High Impedance Analog Input
Input Range: 0V to 4.096V or
±2.048V
81dB S/(N + D) and – 95dB THD at Nyquist
The LTC
®
1417 is a low power, 400ksps, 14-bit A/D con-
verter. This versatile device can operate from a single 5V or
±5V
supplies. An onboard high performance sample-and-
hold, a precision reference and internal trimming minimize
external circuitry requirements. The low 20mW power
dissipation is made even more attractive with two user-
selectable power shutdown modes.
The LTC1417 converts 0V to 4.096V unipolar inputs when
using a 5V supply and
±2.048V
bipolar inputs when using
±5V
supplies. DC specs include
±1.25LSB
INL,
±1LSB
DNL and no missing codes over temperature. Outstanding
AC performance includes 81dB S/(N + D) and 95dB THD
at a Nyquist input frequency of 200kHz.
The internal clock is trimmed for 2µs maximum conver-
sion time. A separate convert start input and a data ready
signal (BUSY) ease connections to FIFOs, DSPs and
microprocessors.
, LTC and LT are registered trademarks of Linear Technology Corporation.
APPLICATIO S
s
s
s
s
s
High Speed Data Acquisition
Digital Signal Processing
Isolated Data Acquisition Systems
Audio and Telecom Processing
Spectrum Instrumentation
EQUIVALE T BLOCK DIAGRA
5V
10µF
16
LTC1417
A
IN+
A
IN–
1
2
S/H
14-BIT ADC
14
V
DD
A 400kHz, 14-Bit Sampling A/D Converter in a Narrow 16-Lead SSOP Package
Effective Bits and Signal-to-(Noise + Distortion)
vs Input Frequency
14
12
86
80
74
68
EFFECTIVE BITS
6
SERIAL
PORT
7
8
9
REFCOMP
10µF
4
4.096V
BUFFER
EXTCLKIN
SCLK
CLKOUT
D
OUT
V
REF
1µF
3
8k
2.5V
REFERENCE
TIMING AND
LOGIC
14
BUSY
12
RD
13
CONVST
11
SHDN
1417 TA01
5
AGND
15
V
SS
10
(0V OR – 5V)
DGND
U
10
8
6
4
2
1k
10k
100k
INPUT FREQUENCY (Hz)
1M
1417 TA02
W
U
U
62
1
S/(N + D) (dB)
LTC1417
ABSOLUTE
(Notes 1, 2)
AXI U
RATI GS
PACKAGE/ORDER I FOR ATIO
TOP VIEW
A
IN+
A
IN
–
Positive Supply Voltage (V
DD
) .................................. 6V
Negative Supply Voltage (V
SS
)
Bipolar Operation Only .......................... – 6V to GND
Total Supply Voltage (V
DD
to V
SS
)
Bipolar Operation Only ....................................... 12V
Analog Input Voltage (Note 3)
Unipolar Operation .................. – 0.3V to (V
DD
+ 0.3V)
Bipolar Operation............ (V
SS
– 0.3) to (V
DD
+ 0.3V)
Digital Input Voltage (Note 4)
Unipolar Operation ............................... – 0.3V to 10V
Bipolar Operation.........................(V
SS
– 0.3V) to 10V
Digital Output Voltage
Unipolar Operation ................... – 0.3 to (V
DD
+ 0.3V)
Bipolar Operation........... (V
SS
– 0.3V) to (V
DD
+ 0.3V)
Power Dissipation ............................................. 500mW
Operating Temperature Range
LTC1417C .............................................. 0°C to 70°C
LTC1417I ............................................ – 40°C to 85°C
Storage Temperature Range ................ – 65°C to 150°C
Lead Temperature (Soldering, 10 sec)................. 300°C
ORDER
PART NUMBER
16 V
DD
15 V
SS
14 BUSY
13 CONVST
12 RD
11 SHDN
10 DGND
9
D
OUT
1
2
3
4
5
6
7
8
V
REF
REFCOMP
AGND
EXTCLKIN
SCLK
CLKOUT
LTC1417ACGN
LTC1417CGN
LTC1417AIGN
LTC1417IGN
GN PART MARKING
1417A
1417
1417AI
1417I
GN PACKAGE
16-LEAD (NARROW) PLASTIC SSOP
T
JMAX
= 110°C,
θ
JA
= 95°C/W
Consult factory for Military grade parts.
CO VERTER CHARACTERISTICS
PARAMETER
Resolution
No Missing Codes
Integral Linearity Error
Differential Linearity Error
Transition Noise
Offset Error
Full-Scale Error
Full-Scale Tempco
(Note 12)
External Reference (Note 8)
Internal Reference
External Reference = 2.5V
(Note 7)
CONDITIONS
The
q
indicates specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C. Specifications are measured while using the internal reference unless
otherwise noted. (Notes 5, 6)
MIN
q
q
q
q
LTC1417
TYP MAX
LTC1417A
MIN TYP MAX
14
14
UNITS
Bits
Bits
14
13
±0.8
0.33
±2
±0.7 ±1.5
±5
±15
±5
±15
±5
±20
±60
±30
±0.5 ±1.25
±0.35
0.33
±2
±15
±5
±10
±20
±1
±10
±60
±15
±1
LSB
RMS
LSB
LSB
LSB
ppm/°C
ppm/°C
ppm/°C
q
I
OUT(REF)
= 0, Internal Reference, 0°C
≤
T
A
≤
70°C
I
OUT(REF)
= 0, Internal Reference, – 40°C
≤
T
A
≤
85°C
I
OUT(REF)
= 0, External Reference
A ALOG I PUT
SYMBOL PARAMETER
V
IN
I
IN
The
q
indicates specifications which apply over the full operating temperature range,
otherwise specifications are at T
A
= 25°C. (Note 5)
CONDITIONS
4.75V
≤
V
DD
≤
5.25V (Unipolar)
4.75V
≤
V
DD
≤
5.25V, – 5.25V
≤
V
SS
≤
– 4.75V (Bipolar)
CONVST = High
q
q
q
MIN
TYP
0 to 4.096
±2.048
MAX
UNITS
V
V
Analog Input Range (Note 9)
Analog Input Leakage Current
±1
2
U
LSB
LSB
µA
W
U
U
W W
W
U
U
U
LTC1417
A ALOG I PUT
SYMBOL PARAMETER
C
IN
t
ACQ
t
AP
t
jitter
CMRR
The
q
indicates specifications which apply over the full operating temperature range,
otherwise specifications are at T
A
= 25°C. (Note 5)
CONDITIONS
Between Conversions (Sample Mode)
During Conversions (Hold Mode)
q
Analog Input Capacitance
Sample-and-Hold Acquisition Time
Sample-and-Hold Aperture Time
Sample-and-Hold Aperture Time Jitter
Analog Input Common Mode Rejection Ratio
DY A IC ACCURACY
The
q
indicates specifications which apply over the full operating temperature range,
otherwise specifications are at T
A
= 25°C. (Note 5)
SYMBOL
S/(N + D)
THD
SFDR
IMD
PARAMETER
Signal-to-(Noise + Distortion) Ratio
Total Harmonic Distortion
Spurious Free Dynamic Range
Intermodulation Distortion
Full Power Bandwidth
Full Linear Bandwidth
S/(N + D)
≥
77dB
CONDITIONS
100kHz Input Signal
100kHz Input Signal, First Five Harmonics
200kHz Input Signal
f
IN1
= 97.3kHz, f
IN2
= 104.6kHz
q
q
I TER AL REFERE CE CHARACTERISTICS
PARAMETER
V
REF
Output Voltage
V
REF
Output Tempco
V
REF
Line Regulation
V
REF
Output Resistance
CONDITIONS
I
OUT
= 0
I
OUT
= 0, 0°C
≤
T
A
≤
70°C
I
OUT
= 0, – 40°C
≤
T
A
≤
85°C
4.75V
≤
V
DD
≤
5.25V
– 5.25V
≤
V
SS
≤
– 4.75V
0.1mA
≤
|
I
OUT
|
≤
0.1mA
The
q
indicates specifications which apply over the full
operating temperature range, otherwise specifications are at T
A
= 25°C. (Note 5)
MIN
q
DIGITAL I PUTS A D DIGITAL OUTPUTS
SYMBOL PARAMETER
V
IH
V
IL
I
IN
C
IN
V
OH
V
OL
I
OZ
C
OZ
I
SOURCE
I
SINK
High Level Input Voltage
Low Level Input Voltage
Digital Input Current
Digital Input Capacitance
High Level Output Voltage
Low Level Output Voltage
High-Z Output Leakage D
OUT
, CLKOUT
High-Z Output Capacitance D
OUT
, CLKOUT
Output Source Current
Output Sink Current
CONDITIONS
V
DD
= 5.25V
V
DD
= 4.75V
V
IN
= 0V to V
DD
The
q
indicates specifications which apply over the full
operating temperature range, otherwise specifications are at T
A
= 25°C. (Note 5)
MIN
q
q
q
U
U
U
U
W U
U
U
MIN
TYP
14
3
150
–1.5
5
MAX
UNITS
pF
pF
500
ns
ns
ps
RMS
dB
dB
= A
IN–
) < 4.096V (Unipolar)
– 2.048V < (A
IN+
= A
IN–
) < 2.048V (Bipolar)
0V < (A
IN+
65
65
MIN
79
– 85
TYP
81
– 95
– 98
– 97
10
0.8
MAX
UNITS
dB
dB
dB
dB
MHz
MHz
U
TYP
2.500
±10
±20
0.05
0.05
8
MAX
2.520
UNITS
V
ppm/°C
ppm/°C
LSB/V
LSB/V
kΩ
2.480
TYP
MAX
0.8
±10
UNITS
V
V
µA
pF
V
V
2.4
1.4
V
DD
= 4.75V, I
O
= – 10µA
V
DD
= 4.75V, I
O
= – 200µA
V
DD
= 4.75V, I
O
= 160µA
V
DD
= 4.75V, I
O
= – 1.6mA
V
OUT
= 0V to V
DD
, RD High
RD High (Note 9)
V
OUT
= 0V
V
OUT
= V
DD
4.74
q
q
q
q
4.0
0.05
0.10
0.4
±10
15
– 10
10
V
V
µA
pF
mA
mA
3
LTC1417
POWER REQUIRE E TS
SYMBOL PARAMETER
V
DD
V
SS
I
DD
Positive Supply Voltage (Notes 10, 11)
Negative Supply Voltage (Note 10)
Positive Supply Current
Nap Mode
Sleep Mode
I
SS
Negative Supply Current
Nap Mode
Sleep Mode
Power Dissipation
The
q
indicates specifications which apply over the full operating temperature range,
otherwise specifications are at T
A
= 25°C. (Note 5)
CONDITIONS
Bipolar Only (V
SS
= 0V for Unipolar)
Unipolar, RD High (Note 5)
Bipolar, RD High (Note 5)
SHDN = 0V, RD = 0V
SHDN = 0V, RD = 5V
Bipolar, RD High (Note 5)
SHDN = 0V, RD = 0V
SHDN = 0V, RD = 5V
Unipolar
Bipolar
q
q
P
DIS
The
q
indicates specifications which apply over the full operating temperature
range, otherwise specifications are at T
A
= 25°C. (Note 5)
SYMBOL
f
SAMPLE(MAX)
t
CONV
t
ACQ
t
ACQ
+ t
CONV
t
1
t
2
t
3
t
4
t
5
t
6
t
7
PARAMETER
Maximum Sampling Frequency
Conversion Time
Acquisition Time
Acquisition Plus Conversion Time
SHDN↑ to CONVST↓ Wake-Up Time from Nap Mode
CONVST Low Time
CONVST to BUSY Delay
Data Ready Before BUSY↑
Delay Between Conversions
Wait Time RD↓ After BUSY↑
Data Access Time After RD↓
C
L
= 25pF
q
TI I G CHARACTERISTICS
t
8
t
9
t
10
t
11
t
12
f
SCLK
f
EXTCLKIN
t
dEXTCLKIN
Bus Relinquish Time
RD Low Time
CONVST High Time
Delay Time, SCLK↓ to D
OUT
Valid
Time from Previous Data Remain Valid After SCLK↓
Shift Clock Frequency
External Conversion Clock Frequency
Delay Time, CONVST↓ to External Conversion Clock Input (Note 9)
C
L
= 25pF
C
L
= 25pF
(Note 13)
4
U W
MIN
4.75
– 4.75
TYP
MAX
5.25
– 5.25
UNITS
V
V
mA
mA
µA
µA
mA
µA
nA
mW
mW
4.0
4.3
750
0.1
2.0
0.7
1.5
20.0
31.5
5.5
6.0
q
2.8
q
q
27.5
44
UW
CONDITIONS
q
q
q
q
MIN
400
TYP
1.8
150
2.1
500
MAX
2.25
500
2.5
UNITS
kHz
µs
ns
µs
ns
ns
(Note 10)
(Notes 10, 11)
C
L
= 25pF
C
L
= 25pF
(Note 10)
q
q
q
q
q
40
35
7
250
–5
15
20
30
40
40
55
35
t
7
40
15
5
0
0.05
10
20
9
20
40
12
70
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MHz
MHz
µs
C
L
= 100pF
q
q
q
q
q
q
q
q
q
LTC1417
The
q
indicates specifications which apply over the full operating temperature
range, otherwise specifications are at T
A
= 25°C. (Note 5)
SYMBOL
t
H SCLK
t
L SCLK
t
H EXTCLKIN
t
L EXTCLKIN
PARAMETER
SCLK High Time
SCLK Low Time
EXTCLKIN High Time
EXTCLKIN Low Time
CONDITIONS
(Note 9)
(Note 9)
q
q
q
q
TI I G CHARACTERISTICS
Note 1:
Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2:
All voltage values are with respect to ground with DGND and
AGND wired together (unless otherwise noted).
Note 3:
When these pin voltages are taken below V
SS
or above V
DD
, they
will be clamped by internal diodes. This product can handle input currents
greater than 100mA without latchup if the pin is driven below V
SS
(ground
for unipolar mode) or above V
DD
.
Note 4:
When these pin voltages are taken below V
SS
they will be clamped
by internal diodes. This product can handle input currents greater than
100mA below V
SS
without latchup. These pins are not clamped to V
DD
.
Note 5:
V
DD
= 5V, V
SS
= – 5V, f
SAMPLE
= 400kHz, t
r
= t
f
= 5ns unless
otherwise specified.
Note 6:
Linearity, offset and full-scale specifications apply for a single-
ended A
IN+
input with A
IN–
grounded.
TYPICAL PERFOR A CE CHARACTERISTICS
Typical INL Curve
1.0
1.0
SIGNAL/(NOISE + DISTORTION) (dB)
0.5
DNL ERROR (LSBs)
INL (LSBs)
0
–0.5
–1.0
0
4096
8192
OUTPUT CODE
1417 G01
12288
U W
UW
MIN
10
10
0.04
0.04
TYP
MAX
UNITS
ns
ns
20
20
µs
µs
Note 7:
Integral nonlinearity is defined as the deviation of a code from a
straight line passing through the actual endpoints of the transfer curve.
The deviation is measured from the center of the quantization band.
Note 8:
Bipolar offset is the offset voltage measured from – 0.5LSB
when the output code flickers between 0000 0000 0000 00 and
1111 1111 1111 11.
Note 9:
Guaranteed by design, not subject to test.
Note 10:
Recommended operating conditions.
Note 11:
The falling CONVST edge starts a conversion. If CONVST returns
high at a critical point during the conversion it can create small errors. For
best results ensure that CONVST returns high either within 625ns after
conversion start or after BUSY rises.
Note 12:
Typical RMS noise at the code transitions. See Figure 2 for
histogram.
Note 13:
t
11
of 40ns maximum allows f
SCLK
up to 10MHz for rising
capture with 50% duty cycle. f
SCLK
up to 20MHz for falling capture with
5ns setup time.
(T
A
= 25°C)
S/(N + D) vs Input Frequency
and Amplitude
90
80
70
60
50
40
30
20
10
0
1k
100k
10k
INPUT FREQUENCY (Hz)
1M
1417 G03
Differential Nonlinearity
vs Output Code
V
IN
= 0dB
0.5
V
IN
= –20dB
0
V
IN
= –60dB
– 0.5
–1.0
16384
0
4096
12288
8192
OUTPUT CODE
16384
1417 G02
5
电源技术
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
