电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CN5830-750BG1521-EXP

产品描述Micro Peripheral IC,
产品类别嵌入式处理器和控制器    微控制器和处理器   
文件大小182KB,共2页
制造商Marvell(美满科技)
官网地址http://www.marvell.com
下载文档 详细参数 全文预览

CN5830-750BG1521-EXP概述

Micro Peripheral IC,

CN5830-750BG1521-EXP规格参数

参数名称属性值
厂商名称Marvell(美满科技)
包装说明,
Reach Compliance Codecompliant
Base Number Matches1

文档预览

下载PDF文档
Multi-Core MIPS64 Processors
R
OCTEON Plus CN58XX 4 to 16-Core MIPS64-Based SoCs
Product Brief
The OCTEON
®
Plus CN58XX family of Multi-core MIPS64 processors targets intelligent networking, control plane,
storage, and wireless applications in next-generation equipment from 2 Gbps to full-duplex 10 Gbps (20 Gbps) performance.
The family includes 10 di erent software-compatible parts, with four to sixteen cnMIPS64 cores on a single chip that integrate
next-generation networking I/Os along with the most advanced security and application hardware acceleration to deliver
a 2x – 3x performance, power and real-estate value proposition over alternatives.
®
OVERVIEW
FEATURES
Pin and software compatible with the leading
OCTEON CN38XX/CN36XX family
4-16 cnMIPS™ CPU cores (MIPS64/32 compatible) with MMU
Available in 500 MHz to 800 MHz versions
Enhanced MIPS64 integer (Release2) instruction set
Dual-issue, ve-stage pipeline, optimized latencies
Auto instruction pre-fetching and advanced data
pre-fetching features to minimize memory stalls
BENEFITS
Market-leading performance
Up to 28.8 Billion instructions per second
Leading-edge application performance
-
Up to 30 Mpps 64B IP forwarding
-
Full-duplex up to 10 Gbps for TCP, IPsec, SSL, KASUMI
-
Up to 5 Gbps for Regular Expression
Compression/Decompression
High-performance coherent memory subsystem
Up to 2MB ECC protected 8-way set associative L2
cache with locking, partitioning features for optimal performance
Integrated mainstream 128/144-bit DDR2 memory controller with
ECC, up to DDR2-800
Optional, additional, low-latency 2x18-bit or 4x9-bit RLDRAM2
for content based processing, meta-data and TCAM connectivity
Packet I/O processing, QoS, TCP Acceleration
Support for IPsec, SSL, SRTP, WLAN and UMTS/LTE
security (includes DES, 3DES, AES-GCM, AES up to 256,
SHA1, SHA-2 up to SHA-512, RSA up to 8192, DH, KASUMI)
Regular Expression, Compression/Decompression
Up to 2 sets of I/Os - each con gurable as 4x
10/100/1000 Ethernet MACs (RGMII) or SPI-4.2
Integrated 64-bit, 133 MHz PCI-X host or slave
Double L1/L2 caches and up to 3x Interconnect
bandwidth along with 1 GHz Core delivers up to 2x
performance over OCTEON CN38XX
Sophisticated hardware based QoS support
Queuing, scheduling
Very low latency for real-time tra c
Integrated coprocessors for application acceleration
Reduced BOM cost with essential interfaces for
standalone Routers/Appliances, Line-card and
Services-card applications
Flexible architecture allows host and coprocessor
Implementations
Industry-standard programming model without any need
for Proprietary Tools or Micro-coding
Fully software compatible with OCTEON CN31XX and
CN30XX to deliver 1- 16 CPU scalability
2x – 3x advantage over alternative system architectures in
performance and power for L4-L7 data and security
services
2x performance/watt over OCTEON CN38XX
Integrated high-performance networking interfaces
Comprehensive development environment with Linux,
VxWorks, OSE and C/C++ support
Optimized power consumption: 15W – 40W
Package: 1521 FCBGA
OCTEON
®
Plus CN58XX
- Block Diagram
Optional 2x18-bit
RLDRAM2
SPI 4.2
or
4x RGMII
Packet
Interface
Secure
Vault
32x RegEx
Engines
Hyper Access Low Latency
Memory Controller
Packet
Packet
Boot/flash
GPIO
2xUART
Scheduler/
Sync. Order
Security
MIPS64 r2
Integer Core
32K Icache
Misc I/O
PCI-X
TCP Unit
I/O Bridge
Compress
/Decomp
64-bit,
133MHz
4 to 16
cnMIPS64
cores
Security
MIPS64 r2
Integer Core
32K Icache
16K Dcache
2K Write Buffer
Packet
Input
16K Dcache
2K Write Buffer
Coherent, Low Latency
Interconnect
2 MB
L2 Cache
2315 N. First Street
San Jose, CA 95131
T
408-943-7100
F
408-577-1992
E
sales@cavium.com
www.cavium.com
SPI 4.2
or
4x RGMII
Packet
Interface
I/O Bus
Packet
Output
Hyper Access
Memory Controller
DDR2 up to
800 MHz
72 or 144-bit wide
电源设备的适配性
电源与用电设备之间应有适当的连接。例如,经导线直接连接;经开关进行通断操作;接入稳压电源稳定电压或设一变频器实现其它控制功能。上述中间连接装置可称之“电能耦合级”,其特点是满足用电 ......
zbz0529 电源技术
ADI放大器应用详解与经典案例分析
如题,最新好资料,猛击下载...
gaoyang9992006 模拟电子
“2021一起践行”+2020是我断舍离的第一年
2020年过的真快,一转眼这就到2021了。回顾2020应该是有生以来最难忘的一年,在这一年看的书较多,大约是30-50本吧,给我印象最深有最大领悟的的就属“断舍离”相关的书籍和2本佛经《 ......
tagetage 聊聊、笑笑、闹闹
EVC下如何正确的获得编辑框内光标的位置
请教怎么在EVC下得到编辑框内光标的位置啊 POINT point; TCHAR a,b; point = GetCaretPos(); _ltow(point.x,a,10); _ltow(point.y,b,10); AfxMessageBox(a); AfxMessageBox(b); 结果在 ......
xianghonghe 嵌入式系统
请教一下喇叭功放模块选择的问题
我这有两个喇叭扬声器,标注8Ω5W,我确实找到了这种模块,但是基本都是5V供电的,由于这边5V输出电流太低,我想找12V供电,5W8Ω模块,没找到,想问下使用12V供电10W输出的模块可以 ......
悠游自如 分立器件
altium designer 中过孔盖与不盖绿油的设计方法
为了说明问题先看看下面两个过孔 100684 上面图是没有盖绿油的过孔,我们在看下3D图的显示 100685 可以看到都没盖绿油,我们打开其中一个设置一下属性 100686 这样就设置好了其中 ......
qwqwqw2088 PCB设计

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 803  587  320  2662  2196  42  33  48  51  52 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved