DATASHEET
HC55120, HC55121, HC55130, HC55140, HC55142, HC55143, HC55150
Low Power UniSLIC14 Family
NOT RECOMMENDED FOR NEW DESIGNS
NO RECOMMENDED REPLACEMENT
contact our Technical Support Center at
1-888-INTERSIL or www.intersil.com/tsc
Features
• Ultra Low Active Power (OHT) < 60mW
• Single/Dual Battery Operation
• Automatic Silent Battery Selection
• Power Management/Shutdown
• Battery Tracking Anti Clipping
• Single 5V Supply with 3V Compatible Logic
• Zero Crossing Ring Control
- Zero Voltage On/Zero Current Off
• Tip/Ring Disconnect
• Pulse Metering Capability
• 4 Wire Loopback
• Programmable Current Feed
• Programmable Resistive Feed
• Programmable Loop Detect Threshold
• Programmable On-Hook and Off-Hook Overheads
• Programmable Overhead for Pulse Metering
• Programmable Polarity Reversal Time
• Selectable Transmit Gain 0dB/-6dB
• 2 Wire Impedance Set by Single Network
• Loop and Ground Key Detectors
• On-Hook Transmission
• Common Pinout
• Pb-Free Plus Anneal Available (RoHS Compliant)
RRLY
TRLY1
TRLY2
DT
DR
ZERO CURRENT
CROSSING
RING TRIP
DETECTOR
POLARITY
REVERSAL
RING AND TEST
RELAY DRIVERS
STATE
DECODER
AND
DETECTOR
LOGIC
LOOP CURRENT
DETECTOR
GKD/LOOP LENGTH
DETECTOR
C1
C2
C3
C4
C5
SHD
GKD_LVM
CRT_REV_LVM
ILIM
RSYNC_REV
ROH
CDC
RDC_RAC
RD
V
TX
V
RX
PTG
ZT
C
H
FN4659
Rev 13.00
June 1, 2006
The UniSLIC14 is a family of Ultra Low Power SLICs. The
feature set and common pinouts of the UniSLIC14 family
positions it as a universal solution for: Plain Old Telephone
Service (POTS), PBX, Central Office, Loop Carrier, Fiber in
the Loop, ISDN-TA and NT1+, Pairgain and Wireless Local
Loop.
The UniSLIC14 family achieves its ultra low power operation
through: Its automatic single and dual battery selection (based
on line length) and battery tracking anti clipping to ensure the
maximum loop coverage on the lowest battery voltage. This
architecture is ideal for power critical applications such as
ISDN NT1+, Pairgain and Wireless local loop products.
The UniSLIC14 family has many user programmable features.
This family of SLICs delivers a low noise, low component
count solution for Central Office and Loop Carrier universal
voice grade designs. The product family integrates advanced
pulse metering, test and signaling capabilities, and zero
crossing ring control.
The UniSLIC14 family is designed in the Intersil “Latch” free
Bonded Wafer process. This process dielectrically isolates the
active circuitry to eliminate any leakage paths as found in our
competition’s JI process. This makes the UniSLIC14 family
compliant with “hot plug” requirements and operation in harsh
outdoor environments.
Block Diagram
TIP
RING
BGND
AGND
2-WIRE
INTERFACE
LINE FEED
CONTROL
4-WIRE INTERFACE
VF SIGNAL PATH
V
BH
V
BL
V
CC
BATTERY
SELECTION
AND
BIAS
NETWORK
PULSE METERING
SIGNAL PATH
SPM
• HC55121
- Polarity Reversal
• HC55130
- -63dB Longitudinal Balance
• HC55140
- Polarity Reversal
- Ground Start
- Line Voltage Measurement
- 2 Wire Loopback
- -63dB Longitudinal Balance
• HC55142
- Polarity Reversal
- Ground Start
- Line Voltage Measurement
- 2.2V
RMS
Pulse Metering
- 2 Wire Loopback
• HC55150
- Polarity Reversal
- Line Voltage Measurement
- 2.2V
RMS
Pulse Metering
- 2 Wire Loopback
Related Literature
• AN9871, User’s Guide for UniSLIC14 Eval Board
• AN9903, UniSLIC14 and TI TCM38C17
FN4659 Rev 13.00
June 1, 2006
Page 1 of 36
HC55120, HC55121, HC55130, HC55140, HC55142, HC55143, HC55150
Ordering Information
PART
NUMBER*
LINE
MAX
VOLTAGE
LOOP
2 TEST
CURRENT POLARITY
GND GND MEASUREMENT
PULSE
RELAY
†
(mA)
REVERSAL START KEY
METERING DRIVERS
2 WIRE
LOOP-
BACK
LONGITUDINAL
BALANCE
TEMP
RANGE
(°C)
PKG.
DWG. #
†
HC55120CB
HC55120CBZ
Pb-free (Note)
HC55120CM
HC55120CMZ
Pb-free (Note)
HC55121IB
HC55121IBZ
Pb-free (Note)
HC55121IM
HC55121IMZ
Pb-free (Note)
HC55130IB
HC55130IB96
(Tape and Reel)
HC55130IBZ
Pb-free (Note)
HC55130IBZ96
(Tape and Reel)
Pb-free (Note)
HC55130IM
HC55130IMZ
Pb-free (Note)
HC55140IB
HC55140IBZ
Pb-free (Note)
HC55140IM
HC55140IMZ
Pb-free (Note)
HC55142IB
HC55142IBZ
Pb-free (Note)
HC55142IM
HC55142IM96
(Tape and Reel)
HC55142IMZ
Pb-free (Note)
HC55142IMZ96
(Tape and Reel)
Pb-free (Note)
30
30
30
30
30
30
30
30
45
45
45
45
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
53dB
53dB
53dB
53dB
53dB
53dB
53dB
53dB
63dB
63dB
63dB
63dB
0 to 70
0 to 70
0 to 70
0 to 70
M28.3
SOIC
M28.3
SOIC
N28.45
PLCC
N28.45
PLCC
-40 to 85 M28.3
SOIC
-40 to 85 M28.3
SOIC
-40 to 85 N28.45
PLCC
-40 to 85 N28.45
PLCC
-40 to 85 M28.3
SOIC
-40 to 85 M28.3
SOIC
-40 to 85 M28.3
SOIC
-40 to 85 M28.3
SOIC
-40 to 85 N28.45
PLCC
-40 to 85 N28.45
PLCC
-40 to 85 M28.3
SOIC
-40 to 85 M28.3
SOIC
-40 to 85 N28.45
PLCC
-40 to 85 N28.45
PLCC
-40 to 85 M28.3
SOIC
-40 to 85 M28.3
SOIC
-40 to 85 N28.45
PLCC
-40 to 85 N28.45
PLCC
-40 to 85 N28.45
PLCC
-40 to 85 N28.45
PLCC
45
45
45
45
45
45
45
45
45
45
45
45
63dB
63dB
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
63dB
63dB
63dB
63dB
63dB
63dB
63dB
63dB
63dB
63dB
FN4659 Rev 13.00
June 1, 2006
Page 2 of 36
HC55120, HC55121, HC55130, HC55140, HC55142, HC55143, HC55150
Ordering Information
(Continued)
PART
NUMBER*
LINE
MAX
VOLTAGE
LOOP
2 TEST
CURRENT POLARITY
GND GND MEASUREMENT
PULSE
RELAY
†
(mA)
REVERSAL START KEY
METERING DRIVERS
2 WIRE
LOOP-
BACK
LONGITUDINAL
BALANCE
TEMP
RANGE
(°C)
PKG.
DWG. #
†
•
•
•
•
•
•
HC55143IM
HC55143IMZ
Pb-free (Note)
HC55150CB
HC55150CBZ
Pb-free (Note)
HC55150CM
HC55150CMZ
Pb-free (Note)
HC5514XEVAL1
45
45
45
45
45
45
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
63dB
63dB
55dB
55dB
55dB
55dB
-40 to 85 N32.45x55
PLCC
-40 to 85 N32.45x55
PLCC
0 to 70
0 to 70
0 to 70
0 to 70
M28.3
SOIC
M28.3
SOIC
N28.45
PLCC
N28.45
PLCC
Evaluation board
†
Available by placing SLIC in Test mode.
*Part marking is the same as the part number on all parts.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin
plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are
MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
Device Operating Modes
C3
0
0
0
0
C2
0
0
1
1
C1
0
1
0
1
DESCRIPTION
Open Circuit
4-Wire Loopback
Ringing
Forward Active
Test Forward Active
2 Wire Loopback and
Line Voltage Measurement
Tip Open Ground Start
Reserved
Reverse Active
Test Reverse Active
Line Voltage Measurement
HC55120
HC55121
HC55130/1
HC55140/1
HC55142/3
HC55150/1
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
1
1
1
1
0
0
1
1
0
1
0
1
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
FN4659 Rev 13.00
June 1, 2006
Page 3 of 36
HC55120, HC55121, HC55130, HC55140, HC55142, HC55143, HC55150
Absolute Maximum Ratings
T
A
= 25°C
Temperature, Humidity
Storage Temperature Range . . . . . . . . . . . . . . . . .-65°C to 150°C
Operating Temperature Range. . . . . . . . . . . . . . . . -40°C to 110°C
Operating Junction Temperature Range . . . . . . . .-40°C to 150°C
Power Supply (-40°C
T
A
85°C)
Supply Voltage V
CC
to GND . . . . . . . . . . . . . . . . . . . . -0.4V to 7V
Supply Voltage V
BL
to GND . . . . . . . . . . . . . . . . . . . .-V
BH
to 0.4V
Supply Voltage V
BH
to GND, Continuous . . . . . . . . . -75V to 0.4V
Supply Voltage V
BH
to GND, 10ms . . . . . . . . . . . . . . -80V to 0.4V
Relay Driver
Ring Relay Supply Voltage . . . . . . . . . . . . . . . . . . . . . . 0V to 14V
Ring Relay Current. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50mA
Digital Inputs, Outputs (C1, C2, C3, C4, C5, SHD, GKD_LVM)
Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.4V to V
CC
Output Voltage (SHD, GKD_LVM Not Active) . . . . . -0.4V to V
CC
Output Current (SHD, GKD_LVM) . . . . . . . . . . . . . . . . . . . . . 5mA
ESD Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .500V
Gate Count. . . . . . . . . . . . . . . . . . . . . . . 543 Transistors, 51 Diodes
Tipx and Ringx Terminals (-40°C
T
A
85°C)
Tipx or Ringx Current . . . . . . . . . . . . . . . . . . . . -100mA to 100mA
Thermal Information
Thermal Resistance (Typical, Note 1)
JA
28 Lead PLCC Package. . . . . . . . . . . . . . . . . . . . . .
52°C/W
28 Lead SOIC Package . . . . . . . . . . . . . . . . . . . . . .
45°C/W
32 Lead PLCC Package. . . . . . . . . . . . . . . . . . . . . .
66.2°C/W
Continuous Power Dissipation at 85°C
28 Lead PLCC Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . .1.5W
28 Lead SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2.0W
32 Lead PLCC Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . .1.4W
Lead Temperature (Soldering 10s) . . . . . . . . . . . . . . . . . . . . . . . . 300°C
(PLCC, SOIC - Lead Tips Only)
Derate above 70°C
Tip and Ring Terminals
Tipx or Ringx, Current, Pulse < 10ms, T
REP
> 10s . . . . . . . . . .2A
Tipx or Ringx, Current, Pulse < 1ms, T
REP
> 10s . . . . . . . . . . .5A
Tipx or Ringx, Current, Pulse < 10s, T
REP
> 10s . . . . . . . . .15A
Tipx or Ringx, Current, Pulse < 1s, T
REP
> 10s . . . . . . . . . .20A
Tipx or Ringx, Pulse < 250ns, T
REP
> 10s
20A
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1.
JA
is measured with the component mounted on an evaluation PC board in free air.
Typical Operating Conditions
These represent the conditions under which the device was developed and are suggested as guidelines.
PARAMETER
Ambient Temperature
CONDITIONS
HC55120, HC55150/1
HC55121, HC55130/1, HC55140/1,
HC55142/3
V
BH
with Respect to GND
V
BL
with Respect to GND
V
CC
with Respect to GND
MIN
0
-40
-58
V
BH
4.75
TYP
-
-
-
-
-
MAX
70
85
-8
0
5.25
UNITS
°C
°C
V
V
V
FN4659 Rev 13.00
June 1, 2006
Page 4 of 36
Electrical Specifications
PARAMETER
FN4659 Rev 13.00
June 1, 2006
Page 5 of 36
T
A
= -40°C to 85°C, V
CC
= +5V
5%,
V
BH
= -48V, V
BL
= -24V, PTG = Open, R
P1
= R
P2
= 0Z
T
= 120k, R
LIM
= 38.3k, R
D
= 50k, RDC_RAC = 20k,
R
OH
= 40k, C
H
= 0.1F, C
DC
= 4.7F, C
RT/REV
= 0.47F, GND = 0V, RL = 600. Unless Otherwise Specified.
(•)
Symbol used to indicate the test
applies to the part. (NA) symbol used to indicate the test does not apply to the part.
TEST CONDITIONS
MIN
TYP
MAX
UNITS
HC55120
HC55121
HC55130/1 HC55140/1 HC55142/3 HC55150/1
HC55120, HC55121, HC55130, HC55140, HC55142, HC55143, HC55150
2-WIRE PORT
Overload Level, Off Hook
Forward and Reverse
Overload Level, On Hook
Forward and Reverse
Input Impedance (Into Tip and Ring)
Longitudinal Impedance (Tip, Ring) 0 < f < 100Hz (Note 4, Figure 2)
Forward and Reverse
LONGITUDINAL CURRENT LIMIT (TIP, RING)
On-Hook, Off-Hook (Active),
R
L
= 736
Forward and Reverse
No False Detections, (Loop
Current), LB > 45dB (Notes 5, 6,
Figures 3A, 3B)
28
-
-
mARMS
/
Wire
Forward
Only
1% THD, I
DCMET
18mA
(Note 2, Figure 1)
1% THD, IDCMET
5mA
(Note 3, Figure 1)
3.2
1.3
-
-
-
-
Z
T
/200
0
-
-
-
-
V
PEAK
V
PEAK
/Wire
Forward
Only
Forward
Only
•
•
•
•
•
A
T
300
Forward
Only
Forward
Only
•
•
•
•
•
V
TX
•
•
•
•
•
•
•
•
•
•
•
Forward
Only
•
Forward
Only
Forward
Only
TIP
V
TR
R
L
I
DCMET
V
TX
1V
RMS
0 < f < 100Hz
E
L
C
TIP
V
T
300
E
RX
RING
VRX
A
R
V
R
RING
VRX
LZ
T
= V
T
/A
T
LZ
R
= V
R
/A
R
FIGURE 1. OVERLOAD LEVEL (OFF HOOK, ON HOOK)
FIGURE 2. LONGITUDINAL IMPEDANCE
368
A
10F
E
L
10F
C
A
368
RING
SHD
C
TIP
368
V
TX
E
L
C
A
TIP
V
TX
V
TX
VRX
A
368
RING
SHD
VRX
FIGURE 3A. LONGITUDINAL CURRENT LIMIT ON-HOOK (ACTIVE)
FIGURE 3B. LONGITUDINAL CURRENT LIMIT OFF-HOOK (ACTIVE)
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
