PRELIMINARY
CM3112
150mA/1.2V CMOS LDO Regulator
with Power Good
Features
•
•
•
•
•
•
•
•
•
•
•
•
LDO regulator with Power Good
No capacitor required on the LDO output
Power Good (PG) control signal
Regulated 1.2V output
150mA output current
Low quiescent operating current (90µA typical)
"Zero" disable mode current
Foldback current limiting protection
Thermal shutdown protection
SOT23-5 package
Micrel MIC5258, MIC5268 compatible pinout
Lead-free version available
Product Description
The CM3112-12 is a low quiescent current (90uA) reg-
ulator that delivers up to 150mA of load current at a
fixed 1.2V output. All the necessary circuitry has been
included to deliver a 50Ω power good signal (open
drain) which remains for 5ms after the output has
exceeded 90% (typ) of its nominal level.
A dedicated control input (EN, Active High) has been
included for power-up sequencing flexibility. When this
input is taken low, the regulator is disabled. In this
state, the supply current will drop to near zero. An inter-
nal discharge MOSFET (500Ω) resistance will force the
output to ground whenever the device has been shut-
down.
The CM3112-12 is fully protected, offering both over-
load current limiting and high temperature thermal
shutdown.
Housed in a tiny SOT23 package, the device is ideal for
space critical applications and is also available with
optional lead-free finishing.
Applications
•
•
•
Pentium
4 Motherboards
PC Cards
Peripheral Adapter Cards
Typical Application Circuit
Simplified Electrical Schematic
IN
1.2V/150mA
OUT
1kΩ
EN
CM3112-12
V
IN
EN
0.1
µ
F*
GND
IN
EN
GND
0.1
µ
F*
OUT
PG
V
OUT
PG
V
REF
1.2V
+
-
+
-
V
REF
X 0.93
2.5ms
PG
1X
* Optional
GND
© 2004 California Micro Devices Corp. All rights reserved.
01/20/04
430 N. McCarthy Blvd., Milpitas, CA 95035-5112
L
Tel: 408.263.3214
L
Fax: 408.263.7846
L
www.calmicro.com
1
PRELIMINARY
CM3112
PACKAGE / PINOUT DIAGRAM
Top View
IN
1
5
OUT
FA12/FB12
GND
2
EN
3
4
PG
5-pin SOT23
Note: This drawing is not to scale.
PIN DESCRIPTIONS
PIN
1
NAME
IN
DESCRIPTION
Positive input voltage for the regulator. The internal loading on this input is typically 300µA when-
ever the regulator is enabled, and less than 10µA when the regulator is disabled. If the IN pin is
within a few inches of the main input filter, a capacitor may not be necessary. Otherwise an input fil-
ter capacitor (C
IN
) of 0.1uF to 1uF will ensure adequate filtering.
The negative reference for all voltages.
Enable/shutdown input. When EN is asserted high (V
EN
≥
1.6V), the regulator is enabled. When EN
is asserted low (V
EN
≤
0.4V), the regulator’s series pass transistor is forced into a high impedance
mode and an internal discharge resistance (500
Ω
) is applied to the output to quickly reduce the out-
put voltage to 0 volts.
4
PG
Power Good output. This is an open drain output and functions as a supply voltage supervisor for
the output voltage. It is asserted low when the output falls below 84% of its nominal value. This out-
put becomes inactive when (EN > 1.5V), (2.5V < V
IN
< 5.5V) and (V
OUT
> 97% of V
OUTNOM)
, all of
which are valid for more than 1-10ms.
The regulated voltage output. Although an output capacitor is not necessary for stable regulator
operation, a optional 0.1uF capacitor can be used to provide an added measure of output stability.
2
3
GND
EN
5
OUT
Ordering Information
PART NUMBERING INFORMATION
Standard Finish
Ordering Part
Regulator
CM3112-12
Pins
5
Package
SOT23-5
Number
1
CM3112-12ST
Part Marking
FA12
Lead-free Finish
Ordering Part
Number
1
CM3112-12SO
Part Marking
FB12
Note 1: Parts are shipped in Tape & Reel form unless otherwise specified.
© 2004 California Micro Devices Corp. All rights reserved.
2
430 N. McCarthy Blvd., Milpitas, CA 95035-5112
L
Tel: 408.263.3214
L
Fax: 408.263.7846
L
www.calmicro.com
01/20/04
PRELIMINARY
CM3112
Specifications
ABSOLUTE MAXIMUM RATINGS
PARAMETER
ESD Protection (HBM)
Pin Voltages
V
IN
V
OUT
V
EN
Storage Temperature Range
Operating Temperature Range
Ambient
Junction
Power Dissipation (See note 1)
RATING
+2000
[GND - 0.6] to +6.0
[GND - 0.6] to [V
IN
+0.6]
[GND - 0.6] to [V
IN
+0.6]
-40 to +150
0 to +70
0 to +150
Internally Limited
UNITS
V
V
V
V
°C
°C
°C
W
Note 1: The power rating is based on a printed circuit board heat spreading capability equivalent to 2 square inches of copper con-
nected to the GND pins. Typical multi-layer boards using power plane construction will provide this heat spreading ability
without the need for additional dedicated copper area. Please consult with factory for thermal evaluation assistance.
STANDARD OPERATING CONDITIONS
PARAMETER
V
IN
Ambient Operating Temperature Range
Load Current
C
OUT
VALUE
2.5 to 5.5
0 to +70
0 to 150
0 to 10
UNITS
V
°C
mA
µF
© 2004 California Micro Devices Corp. All rights reserved.
01/20/04
430 N. McCarthy Blvd., Milpitas, CA 95035-5112
L
Tel: 408.263.3214
L
Fax: 408.263.7846
L
www.calmicro.com
3
PRELIMINARY
CM3112
ELECTRICAL OPERATING CHARACTERISTICS
(SEE NOTE 1)
SYMBOL
V
OUT
V
OUT
V
R LOAD
V
R LINE
R
DROP
I
LIM
I
SC
R
DISCH
I
GND
PARAMETER
Output Voltage Accuracy
Output Voltage
Load Regulation
Line Regulation
xx
Dropout Resistance
Overload Current Limit
Short Circuit Current Limit
Discharge Resistance
Ground Current
V
OUT
< 0.5V
EN tied to GND
Regulator Enabled (EN=V
IN
); I
LOAD
= 0mA
Regulator Enabled (EN=V
IN
); I
LOAD
= 150mA
Regulator Disabled (EN=GND); (Disable
Mode)
1.6
0.4
0.01
% of V
OUT
(PG ON)
% of V
OUT
(PG OFF)
I
L
= 2mA; Fault Condition
Power Good Off; V
PG
= 5.5V
2.5V < V
IN
< 5.5V (applies to D
PGD
only)
1
0.05
0.01
84
97
0.1
50
10
1
10
CONDITIONS
I
LOAD
= 5mA, V
IN
= 3.3V
5mA < I
LOAD
< 150mA, 3.135V < V
IN
< 5.5V
5mA < I
LOAD
< 100mA
I
LOAD
= 5mA; 2.5V < V
IN
< 5.5V
V
IN
= 2.7V
160
400
150
500
90
100
0.01
150
200
10
MIN
-2
-3
-4
-5
TYP
MAX
2
3
4
5
0.5
0.7
0.1
0.15
10
UNITS
%
%
%
%
%
%
%/V
%/V
Ω
mA
mA
Ω
µA
µA
µA
V
V
µA
%
%
V
µA
mS
mS
V
EN
V
DIS
I
EN
V
PGL
V
PGH
V
OL
I
PG
D
PGD
D
PGA
EN Input Logic High Threshold Regulator Enabled, V
IN
= 5.5V
EN Input Logic Low Threshold
Enable Input Current
Power Good Low Threshold
Power Good High Threshold
Power Good Logic "0" Voltage
Power Good Leakage Current
Power Good Delay Time
To de-assert PG
To assert PG
Regulator Disabled, V
IN
= 5.5V
Note 1: Bold
values indicate 0 °C < T
J
<125 °C.
© 2004 California Micro Devices Corp. All rights reserved.
4
430 N. McCarthy Blvd., Milpitas, CA 95035-5112
L
Tel: 408.263.3214
L
Fax: 408.263.7846
L
www.calmicro.com
01/20/04
PRELIMINARY
CM3112
Timing Diagram
V
OUT
V
PG
100%
90%
EN
PG
Inactive
D
PGA
D
PGD
D
PGD
Active
Figure 1. Power Good Delay Timing
© 2004 California Micro Devices Corp. All rights reserved.
01/20/04
430 N. McCarthy Blvd., Milpitas, CA 95035-5112
L
Tel: 408.263.3214
L
Fax: 408.263.7846
L
www.calmicro.com
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
