MITSUBISHI MICROCOMPUTERS
.
ion. hange
icat
ecif ect to c
l sp ubj
fina
s
ot a its are
is n
his tric lim
T
me
ice:
Not e para
Som
PRE
LIM
ARY
IN
7480/7481 GROUP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
DESCRIPTION
The 7480/7481 group is the single-chip microcomputer adopting
the silicon gate CMOS process. In addition to its simple instruction
set, the ROM, RAM, and I/O addresses are placed in the same
memory space.
Having built-in serial I/O, A-D converter, and watchdog timer, this
single-chip microcomputer is useful for control of automobiles, of-
fice automation equipment and home electric appliances.
The 7480/7481 group includes multiple types which differ in the
memory type, size, and package.
PIN CONFIGURATION
FEATURES
qNumber
of basic machine language instructions ..................... 71
qMinimum
instruction execution time ................................... 0.5
µs
(at 8 MHz clock input oscillation frequency)
qMemory
size ROM ........................................... 4 K to 16 K bytes
RAM ............................................ 128 to 448 bytes
qProgrammable
I/O ports .................................... 18 (7480 group)
(P0, P1, P4, P5)
24 (7481 group)
qInput
ports ............................................................ 8 (7480 group)
(P2, P3)
12 (7481 group)
qBuilt-in
programmable pull-up transistors (P0, P1)
qBuilt-in
clamp diodes ............................................ 2 (7480 group)
(P4, P5)
8 (7481 group)
qInterrupt
................................................... 14 sources, 13 vectors
qTimer
X, Y ..................................................................... 16-bit
!
2
qTimer
1, 2 ....................................................................... 8-bit
!
2
qSerial
I/O ....................... 8-bit x 1 (UART or clock-synchronized)
qA-D
converter ............................ 8-bit x 4 channels (7480 group)
8-bit x 8 channels (7481 group)
qBuilt-in
watchdog timer
qPower
source voltage ................................................ 2.7 to 4.5 V
(at [2.2 V
CC
-2] MHz clock input oscillation frequency)
4.5 to 5.5 V
(at 8 MHz clock input oscillation frequency)
qPower
dissipation .............................................................. 35 mW
(at 8 MHz clock input oscillation frequency and 5 V power
source voltage)
P1
7
/S
RDY
P1
6
/S
CLK
P1
5
/T
X
D
P1
4
/R
X
D
P1
3
/T
1
P1
2
/T
0
P1
1
P1
0
P2
3
/IN
3
P2
2
/IN
2
P2
1
/IN
1
P2
0
/IN
0
V
REF
X
IN
X
OUT
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
P0
7
P0
6
P0
5
P0
4
P0
3
P0
2
P0
1
P0
0
P4
1
/CNTR
1
P4
0
/CNTR
0
P3
3
P3
2
P3
1
/INT
1
P3
0
/INT
0
RESET
V
CC
Outline 32P4B
M37480MX-XXXSP
M37480MXT-XXXSP
M37480E8-XXXSP
M37480E8T-XXXSP
APPLICATIONS
Automobiles, office automation equipment, home electric appli-
ances, etc.
P1
7
/S
RDY
P1
6
/S
CLK
P1
5
/T
X
D
P1
4
/R
X
D
P1
3
/T
1
P1
2
/T
0
P1
1
P1
0
P2
3
/IN
3
P2
2
/IN
2
P2
1
/IN
1
P2
0
/IN
0
V
REF
X
IN
X
OUT
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
P0
7
P0
6
P0
5
P0
4
P0
3
P0
2
P0
1
P0
0
P4
1
/CNTR
1
P4
0
/CNTR
0
P3
3
P3
2
P3
1
/INT
1
P3
0
/INT
0
RESET
V
CC
Outline 32P2W-A
Fig. 1 Pin configuration (top view)
M37480MX-XXXFP
M37480MXT-XXXFP
M37480E8-XXXFP
M37480E8T-XXXFP
MITSUBISHI MICROCOMPUTERS
ELI
PR
.
.
tion hange
c
ifica
pec ject to
s
ub
inal
t a f are s
s no limits
i
his tric
e
e: T
otic param
N
ome
S
M
ARY
IN
7480/7481 GROUP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
7480/7481 GROUP ROM/RAM DEVELOPMENT SCHEDULE
ROM size
(bytes)
16K
M37481E8SS
M37480M8T/E8T-XXXSP/FP
M37481M8T/E8T-XXXSP/FP
M37480M8/E8-XXXSP/FP
M37481M8/E8-XXXSP/FP
12K
8K
M37480M4-XXXSP/FP
M37480M4T-XXXSP/FP
M37481M4-XXXSP/FP
M37481M4T-XXXSP/FP
4K
M37480M2T-XXXSP/FP
M37481M2T-XXXSP/FP
: Being developed
: Being planned
0
128
256
384
448
RAM size
(bytes)
Note: Regarding the models being developed and planned, the development schedule may be reviewed. In case of the models be-
ing planned, the development of them may be stopped.
Fig. 3 ROM/RAM development schedule
4
ELI
PR
M37480M8/E8-XXXSP/FP, M37480M8T/E8T-XXXSP/FP FUNCTION BLOCK DIAGRAM
Reset input
RESET
V
CC
V
SS
16
17
18
Clock Clock
input output
X
OUT
X
IN
M
14
15
ARY
IN
Fig. 4 Function block diagram (1)
Data bus
(Note 2)
(Note 1)
e.
n.
ang
atio
cific ct to ch
e
l sp ubje
fina
s
ot a its are
n
is is ric lim
Th et
m
ice:
Not e para
om
S
Clock generating
circuit
FUNCTIONAL BLOCK DIAGRAM
RAM
448
bytes
Instruction
decoder
Timer 2 (8)
Control signal
INT
0
Index
register
X (8)
Index
register
Y (8)
Stack
pointer
S (8)
Timer X (16)
INT
1
Timer Y (16)
Processor
status
register
PS (8)
Program
counter
PC
H
(8)
ROM
16384
bytes
Timer 1 (8)
Program
counter
PC
L
(8)
Instruction
register (8)
8-bit
arithmetic
and
logical unit
Accumulator
A (8)
A-D converter
CNTR
0
INT
1
INT
0
4
Serial I/O (8)
CNTR
1
P4 (2)
P3 (4)
P2 (4)
P1 (8)
P0 (8)
24 23
22 21 20 19
13
9 10 11 12
1 2 3 4 5 6 7 8
32 31 30 29 28 27 26 25
I/O port P4
V
REF
Input port P3 Reference
voltage input
Input port P2
I/O port P1
I/O port P0
Notes 1: 8192 bytes for M37480M4-XXXSP/FP, M37480M4T-XXXSP/FP and 4096 bytes for M37480M2T-XXXSP/FP
2: 256 bytes for M37480M4-XXXSP/FP, M37480M4T-XXXSP/FP and 128 bytes for M37480M2T-XXXSP/FP
7480/7481 GROUP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
