HM6264A Series
8192-word
×
8-bit High Speed CMOS Static RAM
Features
Type No.
Access
time
100 ns
120 ns
150 ns
Package
300-mil, 28-pin
plastic DIP
(DP-28N)
• Low-power standby
— 0.1 mW (typ)
— 10 µW (typ) L-/LL-version
• Low power operation
— 15 mW/MHz (typ)
• Fast access time
— l00/120/150 ns (max)
• Single +5 V supply
• Completely static memory
— No clock or timing strobe required
• Equal access and cycle time
• Common data input and output, three-state
output
• Directly TTL compatible
— All inputs and outputs
• Battery back up operation capability
(L-/LL-version)
HM6264ASP-10
HM6264ASP-12
HM6264ASP-15
HM6264ALSP-10 100 ns
HM6264ALSP-12 120 ns
HM6264ALSP-15 150 ns
HM6264ALSP-10L 100 ns
HM6264ALSP-12L 120 ns
HM6264ALSP-15L 150 ns
HM6264AFP-10
100 ns
120 ns
150 ns
28-pin plastic
SOP
*1
(FP-28D/DA)
Ordering Information
Type No.
HM6264AP-10
HM6264AP-12
HM6264AP-15
HM6264ALP-10
HM6264ALP-12
HM6264ALP-15
Access
time
100 ns
120 ns
150 ns
Package
HM6264AFP-12
HM6264AFP-15
HM6264ALFP-10 100 ns
600-mil, 28-pin
plastic DIP
(DP-28)
HM6264ALFP-12 120 ns
HM6264ALFP-15 150 ns
HM6264ALFP-10L 100 ns
100 ns
HM6264ALFP-12L 120 ns
120 ns
HM6264ALFP-15L 150 ns
150 ns
Note: 1. T is added to the end of the type number
for a SOP of 3.00 mm (max) thickness.
HM6264ALP-10L 100 ns
HM6264ALP-12L 120 ns
HM6264ALP-15L 150 ns
1
HM6264A Series
Pin Arrangement
NC
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O1
I/O2
I/O3
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
V
CC
WE
CS2
A8
A9
A11
OE
A10
CS1
I/O8
I/O7
I/O6
I/O5
I/O4
HM6264A Series
(Top view)
Block Diagram
A11
A8
A9
A7
A12
A5
A6
A4
I/O1
Row
decoder
Memory array
256
×
256
V
CC
V
SS
Column I/O
Input
data
control
Column decoder
I/O8
A1 A2A0A10 A3
CS2
CS1
WE
OE
Timing pulse generator
2
HM6264A Series
Truth Table
WE
×
×
H
H
L
L
Note:
CS1
H
×
L
L
L
L
CS2
×
L
H
H
H
H
OE
×
×
H
L
H
L
Output disabled
Read
Write
Write
Mode
Not selected
(power down)
I/O pin
High Z
High Z
High Z
Dout
Din
Din
HM6264A Series
V
CC
current
I
SB
, I
SB1
I
SB
, I
SB1
I
CC
I
CC
I
CC
I
CC
Read cycle
Write cycle 1
Write cycle 2
Note
×:
Don’t care.
Absolute Maximum Ratings
Parameter
Terminal voltage
*1
Power dissipation
Operating temperature
Storage temperature
Storage temperature (under bias)
Symbol
V
T
P
T
Topr
Tstg
Tbias
Rating
–0.5
*2
to +7.0
1.0
0 to +70
–55 to +125
–10 to +85
Unit
V
W
°C
°C
°C
Notes: 1. With respect to V
SS.
2. –3.0 V for pulse width
≤
50 ns
Recommended DC Operating Conditions
(Ta = 0 to +70°C)
Parameter
Supply voltage
Symbol
V
CC
V
SS
Input voltage
V
IH
V
IL
Note:
1. –3.0 V for pulse width
≤
50 ns
Min
4.5
0
2.2
–0.3
*1
Typ
5.0
0
—
—
Max
5.5
0
6.0
0.8
Unit
V
V
V
V
3
HM6264A Series
Parameter
Input leakage current
Symbol
|I
LI
|
Min
—
—
Typ
—
—
Max
2
2
Unit
µA
µA
Test condition
Vin = V
SS
to V
CC
HM6264A Series
DC and Operating Characteristics
(V
CC
= 5 V ± 10%,V
SS
= 0 V, Ta = 0 to +70°C)
Output leakage current |I
LO
|
CS1
= V
IH
or CS2 = V
IL
or
OE
= V
IH
or
WE
= V
IL
, V
I/O
= V
SS
to V
CC
CS1
= V
IL
, CS2 = V
IH
, I
I/O
= 0 mA
Operating power
supply current
Average operating
current
I
CCDC
—
7
15
mA
I
CC1
—
—
—
30
30
3
45
*5
55
*6
5
mA
Min. cycle, duty = 100%,
CS1
= V
IL
, CS2 = V
IH
, I
I/O
= 0 mA
Cycle time = 1 µs, duty = 100%,
I
I/O
= 0 mA,
CS1
≤
0.2 V,
CS2
≥
V
CC
– 0.2 V, V
IH
≥
V
CC
– 0.2 V,
V
IL
≤
0.2 V
CS1
= V
IH
or CS2 = V
IL
I
CC2
mA
Standby power supply I
SB
current
I
SB1 *2
—
1
3
mA
—
0.02 2
mA
CS1
≥
V
CC
– 0.2 V, CS2
≥
V
CC
– 0.2 V or
————————————
—
2
*3
100
*3
µA
0 V
≤
CS2
≤
0.2 V, 0 V
≤
Vin
—————————
—
2
*4
50
*4
—
2.4
—
—
0.4
—
V
V
I
OL
= 2.1 mA
I
OH
= –1.0 mA
Output voltage
V
OL
V
OH
Notes: 1.
2.
3.
4.
5.
6.
Typical values are at V
CC
= 5.0 V, Ta = 25°C and not guaranteed.
V
IL
min = –0.3 V
These characteristics are guaranteed only for the L-version.
These characteristics are guaranteed only for the LL-version.
For 120 ns/150 ns version.
For 100 ns version.
Capacitance
(f = 1 MHz, Ta = 25°C)
*1
Parameter
Input capacitance
Input/output capacitance
Note:
Symbol
Cin
C
I/O
Typ
—
—
Max
5
7
Unit
pF
pF
Test condition
Vin = 0 V
V
I/O
= 0 V
1. This parameter is sampled and is not 100% tested.
4
HM6264A Series
AC Characteristics
(V
CC
= 5 V ± 10%, Ta = 0 to +70°C)
AC Test Conditions:
•
•
•
•
Input pulse levels: 0.8 V/2.4 V
Input rise and fall time: 10 ns
Input timing reference level: 1.5 V
Output timing reference level
— HM6264A-10: 1.5 V
— HM6264A-12/15: 0.8 V/2.0 V
• Output load: 1 TTL gate and C
L
(100 pF) (including scope and jig)
Read Cycle
HM6264A-10
———————
Min
Max
100
—
—
—
—
10
10
5
0
0
0
10
—
100
100
100
50
—
—
—
35
35
35
—
HM6264A-12
———————
Min
Max
120
—
—
—
—
10
10
5
0
0
0
10
—
120
120
120
60
—
—
—
40
40
40
—
HM6264A Series
Parameter
Read cycle time
Address access time
Chip selection to output
CS1
CS2
Output enable to output valid
Chip selection to output
in low Z
CS1
CS2
Output enable to output in low Z
Chip deselection to
output in high Z
CS1
CS2
Output disable to output in high Z
Output hold from address change
Notes
Symbol
t
RC
t
AA
t
CO1
t
CO2
t
OE
t
LZ1
t
LZ2
t
OLZ
t
HZ1
t
HZ2
t
t
OHZ
OH
HM6264A-15
———————
Min
Max
150
—
—
—
—
15
15
5
0
0
0
10
—
150
150
150
70
—
—
—
50
50
50
—
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1. t
HZ
and t
OHZ
are defined as the time at which the outputs to achieve the open circuit
condition and are not referred to output voltage levels.
2. At any given temperature and voltage condition, t
HZ
maximum is less than t
LZ
minimum both for
a given device and from device to device.
5
ARM技术
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
