D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
SN74LS251
8−Input Multiplexer
with 3−State Outputs
The TTL/MSI SN74LS251 is a high speed 8-Input Digital
Multiplexer. It provides, in one package, the ability to select one bit of
data from up to eight sources. The LS251 can be used as a universal
function generator to generate any logic function of four variables.
Both assertion and negation outputs are provided.
http://onsemi.com
•
•
•
•
•
Schottky Process for High Speed
Multifunction Capability
On-Chip Select Logic Decoding
Inverting and Non-Inverting 3-State Outputs
Input Clamp Diodes Limit High Speed Termination Effects
16
LOW
POWER
SCHOTTKY
GUARANTEED OPERATING RANGES
Symbol
V
CC
T
A
I
OH
I
OL
Parameter
Supply Voltage
Operating Ambient
Temperature Range
Output Current
−
High
Output Current
−
Low
Min
4.75
0
Typ
5.0
25
Max
5.25
70
−2.6
24
Unit
V
°C
mA
mA
1
PLASTIC
N SUFFIX
CASE 648
16
1
SOIC
D SUFFIX
CASE 751B
16
1
SOEIAJ
M SUFFIX
CASE 966
ORDERING INFORMATION
Device
SN74LS251N
SN74LS251D
SN74LS251DR2
SN74LS251M
SN74LS251MEL
Package
16 Pin DIP
SOIC−16
SOIC−16
SOEIAJ−16
SOEIAJ−16
Shipping
2000 Units/Box
38 Units/Rail
2500/Tape & Reel
See Note 1
See Note 1
1. For ordering information on the EIAJ version of
the SOIC package, please contact your local
ON Semiconductor representative.
©
Semiconductor Components Industries, LLC, 2006
July, 2006
−
Rev. 8
1
Publication Order Number:
SN74LS251/D
SN74LS251
CONNECTION DIAGRAM DIP
(TOP VIEW)
V
CC
16
I
4
15
I
5
14
I
6
13
I
7
12
S
0
11
S
1
10
S
2
9
1
I
3
2
I
2
3
I
1
4
I
0
5
Z
6
Z
7
E
0
8
GND
LOADING
(Note a)
PIN NAMES
S
0
− S
2
E
0
I
0
− I
7
Z
Z
Select Inputs
Output Enable (Active LOW) Inputs
Multiplexer Inputs
Multiplexer Output
Complementary Multiplexer Output
HIGH
0.5 U.L.
0.5 U.L.
0.5 U.L.
65 U.L.
65 U.L.
LOW
0.25 U.L.
0.25 U.L.
0.25 U.L.
15 U.L.
15 U.L.
NOTES:
a) 1 TTL Unit Load (U.L.) = 40
mA
HIGH/1.6 mA LOW.
LOGIC DIAGRAM
I
0
S
2
S
1
S
0
E
1
9
10
11
7
4
I
1
3
I
2
2
I
3
1
I
4
15
I
5
14
I
6
13
I
7
12
V
CC
= PIN 16
GND = PIN 8
= PIN NUMBERS
Z
5
6
Z
http://onsemi.com
2
SN74LS251
FUNCTIONAL DESCRIPTION
The LS251 is a logical implementation of a single pole,
8-position switch with the switch position controlled by the
state of three Select inputs, S
0
, S
1
, S
2
. Both assertion and
negation outputs are provided. The Output Enable input
(E
O
) is active LOW. When it is activated, the logic function
provided at the output is:
Z = E
O
⋅
(I
0
⋅
S
0
⋅
S
1
⋅
S
2
+ I
1
⋅
S
0
⋅
S
1
⋅
S
2
+ I
2
⋅
S
0
⋅
S
1
⋅
Z = E
O
⋅
S
2
+ I
3
⋅
S
0
⋅
S
1
⋅
S
2
+ I
4
⋅
S
0
⋅
S
1
⋅
S
2
+ I
5
⋅
S
0
⋅
Z = E
O
⋅
S
1
⋅
S
2
+ I
6
⋅
S
0
⋅
S
1
⋅
S
2
+ I
7
⋅
S
0
⋅
S
1
⋅
S
2
).
When the Output Enable is HIGH, both outputs are in the
high impedance (high Z) state. This feature allows
multiplexer expansion by tying the outputs of up to 128
devices together. When the outputs of the 3-state devices are
tied together, all but one device must be in the high
impedance state to avoid high currents that would exceed the
maximum ratings. The Output Enable signals should be
designed to ensure there is no overlap in the active LOW
portion of the enable voltage.
TRUTH TABLE
E
0
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
S
2
X
L
L
L
L
L
L
L
L
H
H
H
H
H
H
H
H
S
1
X
L
L
L
L
H
H
H
H
L
L
L
L
H
H
H
H
S
0
X
L
L
H
H
L
L
H
H
L
L
H
H
L
L
H
H
I
0
X
L
H
X
X
X
X
X
X
X
X
X
X
X
X
X
X
I
1
X
X
X
L
H
X
X
X
X
X
X
X
X
X
X
X
X
I
2
X
X
X
X
X
L
H
X
X
X
X
X
X
X
X
X
X
I
3
X
X
X
X
X
X
X
L
H
X
X
X
X
X
X
X
X
I
4
X
X
X
X
X
X
X
X
X
L
H
X
X
X
X
X
X
I
5
X
X
X
X
X
X
X
X
X
X
X
L
H
X
X
X
X
I
6
X
X
X
X
X
X
X
X
X
X
X
X
X
L
H
X
X
I
7
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
L
H
Z
(Z)
H
L
H
L
H
L
H
L
H
L
H
L
H
L
H
L
Z
(Z)
L
H
L
H
L
H
L
H
L
H
L
H
L
H
L
H
H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
(Z) = High impedance (Off)
http://onsemi.com
3
SN74LS251
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE
(unless otherwise specified)
Limits
Symbol
V
IH
V
IL
V
IK
V
OH
V
OL
I
OZH
I
OZL
I
IH
I
IL
I
OS
I
CC
Parameter
Input HIGH Voltage
Input LOW Voltage
Input Clamp Diode Voltage
Output HIGH Voltage
2.4
−0.65
3.1
0.25
0.35
0.4
0.5
20
−20
20
0.1
−0.4
−30
−130
10
12
Min
2.0
0.8
−1.5
Typ
Max
Unit
V
V
V
V
V
V
μA
μA
μA
mA
mA
mA
mA
mA
Test Conditions
Guaranteed Input HIGH Voltage for
All Inputs
Guaranteed Input LOW Voltage for
All Inputs
V
CC
= MIN, I
IN
=
−
18 mA
V
CC
= MIN, I
OH
= MAX, V
IN
= V
IH
or V
IL
per Truth Table
I
OL
= 12 mA
I
OL
= 24 mA
V
CC
= V
CC
MIN,
V
IN
= V
IL
or V
IH
per Truth Table
Output LOW Voltage
Output Off Current HIGH
Output Off Current LOW
Input HIGH Current
Input LOW Current
Short Circuit Current (Note 2)
Power Supply Current
V
CC
= MAX, V
OUT
= 2.7 V
V
CC
= MAX, V
OUT
= 0.4 V
V
CC
= MAX, V
IN
= 2.7 V
V
CC
= MAX, V
IN
= 7.0 V
V
CC
= MAX, V
IN
= 0.4 V
V
CC
= MAX
V
CC
= MAX, V
E
= 0 V
V
CC
= MAX, V
E
= 4.5 V
2. Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS
(T
A
= 25°C, V
CC
= 5.0 V)
Limits
Symbol
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
PHZ
t
PLZ
Parameter
Propagation Delay,
Select to Z Output
Propagation Delay,
Select to Z Output
Propagation Delay,
Data to Z Output
Propagation Delay,
Data to Z Output
Output Enable Time
to Z Output
Output Enable Time
to Z Output
Output Disable Time
to Z Output
Output Disable Time
to Z Output
Min
Typ
20
21
29
28
10
9.0
17
18
17
24
30
26
37
15
30
15
Max
33
33
45
45
15
15
28
28
27
40
45
40
55
25
45
25
Unit
ns
ns
ns
ns
ns
ns
ns
ns
Figure 1
Figure 2
Figure 1
Figures 2
Figures 4, 5
Figures 3, 5
Figures 3, 5
Figures 4, 5
Test Conditions
C
L
= 15 pF,
R
L
= 2.0 kΩ
C
L
= 5.0 pF,
R
L
= 667 kΩ
http://onsemi.com
4
工业自动化与控制
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
