HM5164805F Series
HM5165805F Series
64 M EDO DRAM (8-Mword
×
8-bit)
8 k Refresh/4 k Refresh
ADE-203-1057B (Z)
Rev. 2.0
Nov. 30, 1999
Description
The Hitachi HM5164805F Series, HM5165805F Series are 64M-bit dynamic RAMs organized as
8,388,608-word
×
8-bit. They have realized high performance and low power by employing CMOS process
technology. HM5164805F Series, HM5165805F Series offer Extended Data Out (EDO) Page Mode as a
high speed access mode. They have the package variation of standard 32-pin plastic SOJ and standard 32-
pin plastic TSOPII.
Features
•
Single 3.3 V supply: 3.3 V
±
0.3 V
•
Access time: 50 ns/60 ns (max)
•
Power dissipation
Active: 414 mW/378 mW (max) (HM5164805F Series)
: 486 mW/414 mW (max) (HM5165805F Series)
Standby : 1.8 mW (max) (CMOS interface)
: 1.1 mW (max) (L-version)
•
EDO page mode capability
•
Refresh cycles
RAS-only
refresh
8192 cycles /64 ms (HM5164805F, HM5164805FL)
4096 cycles /64 ms (HM5165805F, HM5165805FL)
CBR/Hidden refresh
4096 cycles /64 ms (HM5164805F, HM5164805FL, HM5165805F, HM5165805FL)
HM5164805F Series, HM5165805F Series
•
4 variations of refresh
RAS-only
refresh
CAS-before-RAS
refresh
Hidden refresh
Self refresh (L-version)
•
Battery backup operation (L-version)
Ordering Information
Type No.
HM5164805FJ-5
HM5164805FJ-6
HM5164805FLJ-5
HM5164805FLJ-6
HM5165805FJ-5
HM5165805FJ-6
HM5165805FLJ-5
HM5165805FLJ-6
HM5164805FTT-5
HM5164805FTT-6
HM5164805FLTT-5
HM5164805FLTT-6
HM5165805FTT-5
HM5165805FTT-6
HM5165805FLTT-5
HM5165805FLTT-6
Access time
50 ns
60 ns
50 ns
60 ns
50 ns
60 ns
50 ns
60 ns
50 ns
60 ns
50 ns
60 ns
50 ns
60 ns
50 ns
60 ns
400-mil 32-pin plastic TSOP II
(TTP-32DC)
Package
400-mil 32-pin plastic SOJ
(CP-32DC)
2
HM5164805F Series, HM5165805F Series
Pin Arrangement
(HM5164805F Series)
32-pin SOJ
32-pin TSOP
V
CC
I/O0
I/O1
I/O2
I/O3
NC
V
CC
WE
RAS
A0
A1
A2
A3
A4
A5
V
CC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
V
SS
I/O7
I/O6
I/O5
I/O4
V
SS
CAS
OE
A12
A11
A10
A9
A8
A7
A6
V
SS
V
CC
I/O0
I/O1
I/O2
I/O3
NC
V
CC
WE
RAS
A0
A1
A2
A3
A4
A5
V
CC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
V
SS
I/O7
I/O6
I/O5
I/O4
V
SS
CAS
OE
A12
A11
A10
A9
A8
A7
A6
V
SS
(Top view)
(Top view)
Pin Description
Pin name
A0 to A12
Function
Address input
— Row/Refresh address A0 to A12
— Column address
A0 to A9
Data input/output
Row address strobe
Column address strobe
Write enable
Output enable
Power supply
Ground
No connection
I/O0 to I/O7
RAS
CAS
WE
OE
V
CC
V
SS
NC
3
HM5164805F Series, HM5165805F Series
Pin Arrangement
(HM5165805F Series)
32-pin SOJ
32-pin TSOP
V
CC
I/O0
I/O1
I/O2
I/O3
NC
V
CC
WE
RAS
A0
A1
A2
A3
A4
A5
V
CC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
V
SS
I/O7
I/O6
I/O5
I/O4
V
SS
CAS
OE
NC
A11
A10
A9
A8
A7
A6
V
SS
V
CC
I/O0
I/O1
I/O2
I/O3
NC
V
CC
WE
RAS
A0
A1
A2
A3
A4
A5
V
CC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
V
SS
I/O7
I/O6
I/O5
I/O4
V
SS
CAS
OE
NC
A11
A10
A9
A8
A7
A6
V
SS
(Top view)
(Top view)
Pin Description
Pin name
A0 to A11
Function
Address input
— Row/Refresh address A0 to A11
— Column address
A0 to A10
Data input/output
Row address strobe
Column address strobe
Write enable
Output enable
Power supply
Ground
No connection
I/O0 to I/O7
RAS
CAS
WE
OE
V
CC
V
SS
NC
4
模拟与混合信号
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
