电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

5962R9668101VXC

产品描述4000/14000/40000 SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, CDFP24, CERAMIC, FP-24
产品类别逻辑    逻辑   
文件大小21KB,共2页
制造商Renesas(瑞萨电子)
官网地址https://www.renesas.com/
下载文档 详细参数 选型对比 全文预览

5962R9668101VXC概述

4000/14000/40000 SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, CDFP24, CERAMIC, FP-24

5962R9668101VXC规格参数

参数名称属性值
零件包装代码DFP
包装说明DFP, FL24,.4
针数24
Reach Compliance Codeunknown
ECCN代码EAR99
其他特性ADDRESS LATCHES
系列4000/14000/40000
输入调节LATCHED
JESD-30 代码R-CDFP-F24
JESD-609代码e4
负载电容(CL)50 pF
逻辑集成电路类型OTHER DECODER/DRIVER
最大I(ol)0.00064 A
功能数量1
端子数量24
最高工作温度125 °C
最低工作温度-55 °C
输出极性TRUE
封装主体材料CERAMIC, METAL-SEALED COFIRED
封装代码DFP
封装等效代码FL24,.4
封装形状RECTANGULAR
封装形式FLATPACK
电源5/15 V
Prop。Delay @ Nom-Sup1310 ns
传播延迟(tpd)1310 ns
认证状态Not Qualified
筛选级别MIL-PRF-38535 Class V
座面最大高度2.92 mm
最大供电电压 (Vsup)18 V
最小供电电压 (Vsup)3 V
标称供电电压 (Vsup)5 V
表面贴装YES
技术CMOS
温度等级MILITARY
端子面层GOLD
端子形式FLAT
端子节距1.27 mm
端子位置DUAL
总剂量100k Rad(Si) V
宽度9.905 mm
Base Number Matches1

文档预览

下载PDF文档
CD4514BMS Device Information
CD4514BMS
Latch, 4-to-16 Line Decoder, Rad-Hard, CMOS, Logic
Get Datasheet
Ordering Information
Part No.
CD4514BHSR
Status Temp.
-
-
-
24 Ld
FlatPack
Active
Printer Friendly Version
CD4514BDMSR Active
Package MSL
SMD
24 Ld SBDIP
N/A 5962R9668101VJC Contact Us
N/A 5962R9668101V9A Contact Us
N/A 5962R9668101VXC Contact Us
Price
US $
CD4514BKMSR Active
The price listed is the manufacturer's suggested retail price for quantities between 100 and
999 units. However, prices in today's market are fluid and may change without notice.
MSL
= Moisture Sensitivity Level - per IPC/JEDEC J-STD-020
SMD
= Standard Microcircuit Drawing
Description
CD4514BMS and CD4515BMS consist of a 4-bit strobed latch and a 4-to-16-line decoder. The
latches hold the last input data presented prior to the strobe transition from 1 to 0. Inhibit control
allows all outputs to be placed at 0(CD4514BMS) or 1(CD4515BMS) regardless of the state of
the data or strobe inputs.
The decode truth table indicates all combinations of data inputs and appropriate selected outputs.
These devices are similar to industry types MC14514 and MC14515.
The CD4514BMS and CD4515BMS are supplied in these 24 lead outline packages:
Braze Seal DIP H4V
Frit Seal DIP H1Z
Ceramic Flatpack H4P
Key Features
q
q
q
q
q
q
q
q
q
q
High-Voltage Types (20-Volt Rating)
CD4514BMS Output “High” on Select
CD4515BMS Output “Low” on Select
Strobed Input Latch
Inhibit Control
100% Tested for Quiescent Current at 20V
Maximum Input Current of 1µA at 18V Over Full Package Temperature Range; 100nA at
18V and 25
o
C
Noise Margin (Full Package-Temperature Range):
r
1V at VDD = 5V
r
2V at VDD = 10V
r
2.5V at VDD = 15V
5V, 10V, and 15V Parametric Ratings
Standardized, Symmetrical Output Characteristics
http://www.intersil.com/products/deviceinfo.asp?pn=CD4514BMS (1 of 2) [06/12/2004 09:05:24 ?]

5962R9668101VXC相似产品对比

5962R9668101VXC 5962R9668101VJC 5962R9668101V9A
描述 4000/14000/40000 SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, CDFP24, CERAMIC, FP-24 4000/14000/40000 SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, CDIP24 4000/14000/40000 SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, UUC24, DIE-24
零件包装代码 DFP DIP DIE
包装说明 DFP, FL24,.4 DIP, DIP24,.6 DIE, DIE OR CHIP
针数 24 24 24
Reach Compliance Code unknown unknown compliant
ECCN代码 EAR99 EAR99 EAR99
系列 4000/14000/40000 4000/14000/40000 4000/14000/40000
输入调节 LATCHED LATCHED LATCHED
JESD-30 代码 R-CDFP-F24 R-CDIP-T24 R-XUUC-N24
JESD-609代码 e4 e4 e0
负载电容(CL) 50 pF 50 pF 50 pF
逻辑集成电路类型 OTHER DECODER/DRIVER OTHER DECODER/DRIVER OTHER DECODER/DRIVER
功能数量 1 1 1
端子数量 24 24 24
最高工作温度 125 °C 125 °C 125 °C
最低工作温度 -55 °C -55 °C -55 °C
输出极性 TRUE TRUE TRUE
封装主体材料 CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED UNSPECIFIED
封装代码 DFP DIP DIE
封装等效代码 FL24,.4 DIP24,.6 DIE OR CHIP
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 FLATPACK IN-LINE UNCASED CHIP
电源 5/15 V 5/15 V 5/15 V
Prop。Delay @ Nom-Sup 1310 ns 1310 ns 1310 ns
传播延迟(tpd) 1310 ns 1310 ns 1310 ns
认证状态 Not Qualified Not Qualified Not Qualified
筛选级别 MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class V
最大供电电压 (Vsup) 18 V 18 V 18 V
最小供电电压 (Vsup) 3 V 3 V 3 V
标称供电电压 (Vsup) 5 V 5 V 5 V
表面贴装 YES NO YES
技术 CMOS CMOS CMOS
温度等级 MILITARY MILITARY MILITARY
端子面层 GOLD GOLD TIN LEAD
端子形式 FLAT THROUGH-HOLE NO LEAD
端子位置 DUAL DUAL UPPER
总剂量 100k Rad(Si) V 100k Rad(Si) V 100k Rad(Si) V
Base Number Matches 1 1 1
其他特性 ADDRESS LATCHES ADDRESS LATCHES -
最大I(ol) 0.00064 A 0.00064 A -
座面最大高度 2.92 mm 5.72 mm -
端子节距 1.27 mm 2.54 mm -
宽度 9.905 mm 15.24 mm -
FPGA设计时序收敛
FPGA设计时序收敛1、2...
liwenqi FPGA/CPLD
DIY 3D打印机,你会参与吗?
前段时间折腾了下雕刻机,最近终于弄完了。还有几个小作品和大家分享了下:loveliness: 后面打算开始折腾一台3D打印机,有多坛友愿意一起折腾呢?:puzzle: 如果你也有兴趣DIY一台自己的3D打 ......
deweyled DIY/开源硬件专区
EEWORLD大学堂----Arria V GX FPGA 6.375 Gbps CEI背板驱动能力
Arria V GX FPGA 6.375 Gbps CEI背板驱动能力:https://training.eeworld.com.cn/course/2129Arria V GX FPGA 6.375 Gbps CEI背板驱动能力...
chenyy FPGA/CPLD
我的目标机刷屏很慢,不知道是怎么回事?
我的目标机刷屏很慢,不知道是怎么回事? 基本上是一行一行的刷,等的人心都碎了!请大侠们帮忙! 我用的是VxWorks5.5,Tornado2.2的版本!...
lao3 嵌入式系统
C2664错误(EVC环境下)
wsprintf(sTmp,"%d.%d.%d.%d",(IP&0xFF),((IP>>8 ) & 0xFF),((IP>>16) & 0xFF),((IP>>24) & 0xFF)); m_ip_combo_ctrl.AddString(sTmp); 这里出现了两个错误: error C2664: 'wsprintfW' : ca ......
greensju 嵌入式系统
射频电路PCB设计中放大器需要注意什么
在微波频段,如何保证放大器的输出信号不会反馈到输入端,多级放大器的连接需要注意什么?有没有大神解释一下! ...
明天你好123 PCB设计

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1947  417  2336  2690  410  43  27  39  16  17 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved