PRELIMINARY
DS1135-L
3-Volt 3-in-1 High-Speed
Silicon Delay Line
www.dalsemi.com
FEATURES
All-silicon timing circuit
Three independent buffered delays
Stable and precise over temperature and
voltage
Leading and trailing edge precision preserves
the input symmetry
Standard 8-pin SOIC
(150-mil), and 8-Pin uSOP (118-mil)
Vapor phasing, IR reflow and wave
solderable
Available in Tape and Reel
Delays specified over both commercial and
industrial temperature ranges
3V operation
Recommended replacement for DS1033
PIN ASSIGNMENT
IN1
IN2
IN3
GND
1
2
3
4
8
7
6
5
V
CC
OUT1
OUT2
OUT3
DS1135LZ 8-Pin SOIC (150-mil)
DS1135LU 8-Pin uSOP (118-mil)
See Mech. Drawings Section
PIN DESCRIPTION
IN1-IN3
OUT1-OUT3
V
CC
GND
- Input Signals
- Output Signals
- +3V Supply
- Ground
DESCRIPTION
The DS1135-L series is a low-power, 3V high-speed version of the popular DS1013, DS1033, DS1035
series.
The DS1135-L series of delay lines have three independent logic buffered delays in a single package.
The device is Dallas Semiconductor’s fastest 3-in-1 delay line. It is available in a standard 8-pin 118 mil
µSOP and 150 Mil 8-pin Mini-SOIC.
The device features precise leading and trailing edge accuracy. It has the inherent reliability of an all-
silicon delay line solution.
Standard delay values are indicated in Table 1. Customers may contact Dallas Semiconductor at (972)
371-4348 for further information on custom delay values.
1 of 6
021601
DS1135-L
LOGIC DIAGRAM
Figure 1
IN
OUT
TIME DELAY
ONE OF THREE
PART NUMBER DELAY TABLE (t
PLH
, t
PHL
)
Table 1
DELAY PER
OUTPUT
(ns)
10/10/10
12/12/12
15/15/15
20/20/20
25/25/25
30/30/30
INITIAL
TOLERANCE
(Note 1)
±1.0
ns
±1.0
ns
±1.0
ns
±1.0
ns
±1.5
ns
±1.5
ns
TOLERANCE OVER
TEMP AND VOLTAGE
(Note 2)
0°C to +70°C
-40°C to +85°C
±2.0
ns
±3.0
ns
±2.0
ns
±3.0
ns
±2.5
ns
±4.0
ns
±2.5
ns
±4.0
ns
±3.0=ns
±5.0
ns
±3.0
ns
±5.0
ns
PART NUMBER
DS1135X-L10
DS1135X-L12
DS1135X-L15
DS1135X-L20
DS1135X-L25
DS1135X-L30
NOTES:
1. Nominal conditions are +25°C and V
CC
=+3.3-volts.
2. Voltage range of 2.7-volts to 3.6-volts.
3. Delay accuracies is for both leading and trailing edges.
4. X in Part number denotes package: U indicates µSOP, Z indicates SOIC.
TEST SETUP DESCRIPTION
Figure 2 illustrates the hardware configuration used for measuring the timing parameters of the
DS1135-L. The input waveform is produced by a precision pulse generator under software control.
Time delays are measured by a time interval counter (20 ps resolution ) connected to the output. The
DS1135-L output taps are selected and connected to the interval counter by a VHF switch control unit.
All measurements are fully automated with each instrument controlled by the computer over an IEEE 488
bus.
2 of 6
DS1135-L
DS1135-L TEST CIRCUIT
Figure 2
PULSE
GENERATOR
START
3
IN
50Ω
TIME INTERVAL
COUNTER
STOP
UNIT UNDER
TEST
VHF
SWITCH
CONTROL
UNIT
TAPS 1-3
OUT
50Ω
3 of 6
DS1135-L
ABSOLUTE MAXIMUM RATINGS*
Voltage on Any Pin Relative to Ground
Operating Temperature
Storage Temperature
Soldering Temperature
Short Circuit Output Current
-1.0V to +6.0 V
-40°C to +85°C
-55°C to +125°C
See J-STD-020A specification
50 mA for 1 second
* This is a stress rating only and functional operation of the device at these or any other conditions above
those indicated in the operation sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods of time may affect reliability.
DC ELECTRICAL CHARACTERISTICS
PARAMETER
Supply Voltage
Active Current
High Level Input Voltage
Low Level Input Voltage
Input Leakage
High Level Output
Current
Low Level Output
Current
SYMBOL
V
CC
I
CC
V
IH
V
IL
I
L
I
CC
I
CC
V
CC
=3.6V
Period=1µs
TEST
CONDITION
(-40°C to +85°C;V
CC
=2.7-3.6V)
MIN
2.7
TYP
3.3
MAX
3.6
10
2.0
-0.5
-1.0
V
CC
+0.5
0.8
+1.0
-1.0
8
UNITS
V
mA
V
V
µA
mA
mA
0V≤V
I
≤V
CC
V
CC
=2.7V
V
OH
=2V
V
CC
=2.7V
V
OL
=0.4V
AC ELECTRICAL CHARACTERISTICS
PARAMETER
Period
Input Pulse Width
Input-to-Output Delay
Output Rise or Fall Time
Power-up Time
SYMBOL
t
PERIOD
t
WI
t
PLH
,
t
PHL
t
OF
, t
OR
t
PU
(-40°C to +85°C;V
CC
=2.7-3.6V)
MAX
UNITS
ns
ns
2.5
1
ns
ns
ms
NOTES
MIN
TYP
2 (t
WI
)
100% of
Delay Value
See Table 1
2.0
2
CAPACITANCE
PARAMETER
Input Capacitance
SYMBOL
C
IN
MIN
TYP
MAX
10
UNITS
pF
(T
A
=25°C)
NOTES
4 of 6
DS1135-L
Ambient Temperature: 25°C
±=3°C
Supply Voltage (V
CC
): 3.3V
±=0.1V
Input Pulse:
High: 3.0V
±=0.1V
Low: 0.0V
±=0.1V
Source Impedance: 50Ω=Max.
Rise and Fall Time: 3.0 ns Max. - Measured between 0.6V and 2.4V.
Pulse Width: 500 ns
Pulse Period: 1
µs
Output Load Capacitance: 15 pF
Output: Each output is loaded with the equivalent of one 74F04 input gate.
Data is measured at the 1.5V level on the rising and falling edges.
Note:
The above conditions are for test only and do not restrict the devices under other data sheet
conditions.
TEST CONDITIONS
TIMING DIAGRAM
PERIOD
t
RISE
t
FALL
80%
1.5V
20%
IN
t
WI
t
PLH
t
OR
1.5V
OUT
1.5V
t
PHL
t
OF
t
WI
1.5V
1.5V
NOTES:
1. All voltages are referenced to ground.
2. Power-up time is the time from the application of power to the time stable delays are being produced
at the output.
5 of 6
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
