DS1075-IND
EconOscillator/Divider
www.dalsemi.com
FEATURES
§
§
§
§
§
§
§
§
§
§
Dual Fixed frequency outputs (30 kHz - 100
MHz)
User-programmable on-chip dividers (from 1
- 513)
User-programmable on-chip prescaler (1, 2,
4)
No external components
±0.5%
initial tolerance
±3%
variation over temperature and voltage
Internal clock, external clock or crystal
reference options
Single 5V supply
Power-down mode
Synchronous output gating
PIN ASSIGNMENT
I/O
OUT0
V
CC
GND
1
2
3
4
8
7
6
5
OSCIN
XTAL
OE
PDN/SELX
DS1075Z 150-mil SOIC
DS1075M-IND 300-mil DIP
FREQUENCY OPTIONS
Part No.
DS1075-100 IND
DS1075-80 IND
DS1075-66 IND
DS1075-60 IND
Max O/P freq.
100.000
80.000
66.667
60.000
DESCRIPTION
The DS1075-IND EconOscillator/Divider is a fixed frequency oscillator requiring no external
components for operation. Numerous operating frequencies are possible in the range of approximately
30kHz to 100 MHz through the use of an on-chip programmable prescaler and divider.
The DS1075-IND features a master oscillator followed by a prescaler and then a programmable divider.
The prescaler and programmable divider are user-programmable with the desired values being stored in
non-volatile memory. This allows the user to buy an off the shelf component and program it on-site prior
to board production. Design changes can be accommodated on the fly by simply programming different
values into the device (or reprogramming previously programmed devices).
The DS1075-IND is shipped from the factory configured for half the maximum operating frequency.
Contact the factory for specially programmed devices. As alternatives to the on-board oscillator an
external clock signal or a crystal may be used as a reference. The choice of reference source (internal or
external) is user-selectable at the time of programming (or on the fly if the SEL mode is chosen).
The DS1075-IND features a dual-purpose Input/Output pin. If the device is powered up in Program
mode this pin can be used to input serial data to the on chip registers. After a Write command this data is
stored in non-volatile memory. When the chip is subsequently powered up in operating mode these
values are automatically restored to the on-chip registers and the Input/ Output pin becomes the oscillator
output.
The DS1075-IND is available in 8-pin DIP or SOIC packages, allowing the generation of a clock signal
easily, economically and using minimal board area.
1 of 17
100199
DS1075-IND
BLOCK DIAGRAM
Figure 1
PART
NO.
SUFFIX
-100
080
-66
-60
INTOSC
FREQUENCY
100.000 MHz
80.000 MHz
66.667 MHz
60.000 MHz
2 of 17
DS1075-IND
PIN DESCRIPTIONS
Input/Output Pin (IN/OUT):
This pin is the main oscillator output, with a frequency determined by
clock reference, M and N dividers. Except in programming mode this pin is always an output and will be
referred to as “OUT.” In programming mode this pin will be referred to as “IN.”
External Oscillator Input (OSCIN):
This pin can be used to supply an external reference frequency to
the device.
Crystal Oscillator Connection (XTAL):
A crystal can be connected between this pin and OSCIN to
provide an alternative frequency reference. The crystal must be operated in fundamental mode. If a
crystal is not used this pin should be left open.
Output Enable Function (OE pin):
The DS1075-IND also features a “synchronous” output enable.
When OE is at a high logic level the oscillator free runs. When this pin is taken low OUT is held low,
immediately if OUT is already low, or at its next high-to-low transition if OUT is high. This prevents any
possible truncation of the output pulse width when the enable is used. While the output is disabled the
master oscillator continues to run (producing an output at OUT0, if the
EN0
bit = 0) but the internal
counters (/N) are reset. This results in a constant phase relationship between OE’s return to a high level
and the resulting OUT signal. When the enable is released OUT will make its first transition within one
to two clock periods of the master clock.
Power-Down/Select Function (
PDN
/
SELX
pin):
The Power-Down/Select (
PDN
/
SELX
) pin has a user-
selectable function determined by one bit (PDN bit) of the user-programmable memory. According to
which function is selected, this pin will be referred to as
PDN
or
SELX
.
If the Power-Down function is selected (PDN bit = 1) a low logic level on this pin can be used to make
the device stop oscillating (active low) and go into a reduced power consumption state. The “Enabling
Sequencer” circuitry will first disable OUT in the same way as when OE is used. Next OUT0 will be
disabled in a similar fashion. Finally the oscillator circuitry will be disabled. In this mode both outputs
will go into a high impedance state. The power consumption in the power-down state is much less than if
OE is used because the internal oscillator (if used) is completely powered down. Even if an external
reference or a crystal is used all of the on-chip buffers are powered down to minimize current drain.
Consequently the device will take considerably longer to recover (i.e., achieve stable oscillation) from a
power-down condition than if the OE is used.
If the Select function is chosen (PDN bit = 0) this pin can be used to switch between the internal
oscillator and an external reference (or crystal) on the fly. When this mode is chosen the E/
I
select bit is
overridden, a high logic level on
SELX
will select the internal oscillator, a low logic level will select the
external reference (or crystal oscillator).
Reference Output (OUT0 pin):
A reference output, OUT0, is also available from the output of the
reference select mux. This output is especially useful as a buffered output of a crystal defined master
frequency. OUT0 is unaffected by the OE pin, but is disabled in a glitchless fashion if the device is
powered down. If this output is not required it can be permanently disabled by setting the
EN0
bit to one,
and there will be a corresponding reduction in overall power consumption.
USER-PROGRAMMABLE REGISTERS
The following registers can be programmed by the user to determine operating frequency and mode of
operation. Details of how these registers are programmed can be found in a later section; in this section
3 of 17
DS1075-IND
the function of the registers are described. The register settings are nonvolatile, the values being stored
automatically in EEPROM when the registers are programmed.
Note: The register bits cannot be used to make mode or frequency changes on the fly. Changes can only
be made by powering the device up in “Programming” mode. For them to be become effective the device
must then be powered down and powered up again in “Operation” mode.
For programming purposes the register bits are divided into two 9-bit words. The “MUX” word
determines mode of operation and prescaler values. The “DIV” word sets the value of the programmable
divider.
MUX WORD
Figure 2
(MSB)
0*
0*
0*
*These
bits must be set to 0
EN0
PDN
M
MSEL
DIV1
(LSB)
E/
I
E/
I
This bit selects either the internal oscillator or the external/ crystal reference.
1=External/Crystal
0=Internal Oscillator
However, if the PDN bit is set to 0 the E/
I
bit will be overridden by the logic level on the
PDN
/
SELX
pin.
Table 1
PDN
BIT
0
0
1
1
1
PDN
/
SELX
E/
I
X
X
X
0
1
PIN
0
1
0
1
1
OSCILLATOR
MODE
EXTERNAL/CRYSTAL
INTERNAL
POWER-DOWN
INTERNAL
EXTERNAL/CRYSTAL
DIV1
This bit allows the master clock to be routed directly to the output (DIV1=1). The N programmable
divider is bypassed so the programmed value of N is ignored. The frequency of the output (f
OUT
) will be
INTCLK or EXTCLK depending on which reference has been selected. If the internal clock is selected
the M prescaler is also bypassed (the bit values of MSEL and M are ignored), so in this case
f
OUT
=INTOSC (which also equals MCLK and INTCLK). If DIV1=0 the prescaler and programmable
divider function normally.
MSEL
This bit determines whether or not the M prescaler is bypassed.
MSEL
=1 will bypass the prescaler.
MSEL
=0 will switch in the prescaler (unless overridden by DIV1=1), with a divide-by number
determined by the M bit.
M
This bit sets the divide-by number for the prescaler. M=0 results in divide-by-4, M=1 results in divide-
by-2. The setting of this bit is irrelevant if either DIV1=1 or
MSEL
=1.
4 of 17
DS1075-IND
Table 2
DIV1
M
E/
I
MSEL
BIT
BIT
BIT*
BIT
OPERATION
0
0
0
0
INTERNAL OSCILLATOR DIVIDED BY 4*N
0
0
0
1
INTERNAL OSCILLATOR DIVIDED BY 2*N
0
0
1
X
INTERNAL OSCILLATOR DIVIDED BY N
0
1
X
X
EXTERNAL OSCILLATOR DIVIDED BY N
1
0
X
X
INTERNAL OSCILLATOR DIVIDED BY 1
1
1
X
X
EXTERNAL OSCILLATOR DIVIDED BY 1
*Assuming PDN bit = 1, otherwise internal/external selection will be controlled by the
PDN
/
SELX
pin.
DIV WORD
Figure 3
(MSB)
N (9 BITS)
(LSB)
PDN
This bit is used to determine the function of the
PDN
/
SELX
pin. If PDN=0, the
PDN
/
SELX
pin can be
used to determine the timing reference (either the internal oscillator or an external reference/crystal). If
PDN=1, the
PDN
/
SELX
pin is used to put the device into power-down mode.
EN0
This bit is used to determine whether the OUT0 pin is active or not. If
EN0
=1, OUT0 is disabled (High-
impedance). If
EN0
=0, the internal reference clock (MCLK) is output from OUT0. The OE pin has no
effect on OUT0, but OUT0 is disabled as part of the power-down sequence.
N
These 9 bits determine the value of the programmable divider. The range of divisor values is from 2 to
513, and is equal to the programmed value of N plus 2:
Table 3
BIT
VALUES
000000000
000000001
.
.
.
.
.
DIVISOR (N)
VALUE
2
3
.
.
.
.
.
111111111
513
NOTE:
INTOSC/(M*N) must be greater than f
OUTmin
; if the external clock is selected, EXTCLK/N must be
greater than f
OUTmin
. (If DIV1=1, then INTOSC or EXTCLK, as applicable, must exceed f
OUTmin
).
5 of 17
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
