June 2005
rev 0.2
Nine Output 3.3V Buffer
Features
Functional Description
One-input to Nine-Output Buffer/Driver
Supports two DIMMs or four SO-DIMMs with one
additional output for feedback to an external or
chipset PLL
Low power consumption for mobile applications
Less than 32mA at 66.6MHz with unloaded
outputs
1nS Input-Output delay
Buffers all frequencies from DC to 133.33MHz
Output-output skew less than 250pS
Multiple V
DD
and V
SS
pins for noise and
electromagnetic interference (EMI) reduction
Space-saving 16-pin 150-mil SOIC Package
3.3V operation
Commercial and Industrial temperature parts are
available
ASM2P2309NZ
The ASM2P2309NZ is a low-cost buffer designed to
distribute high-speed clocks in mobile PC systems and
desktop PC systems with SDRAM support. The part has
nine outputs, eight of which can be used to drive two
DIMMs or four SO-DIMMs, and the remaining can be used
for external feedback to a PLL. The device operates at
3.3V and outputs can run up to 133.33MHz.
The ASM2P2309NZ is designed for low EMI and power
optimization. It has multiple V
SS
and V
DD
pins for noise
optimization and consumes less than 32mA at 66.6MHz,
making it ideal for the low-power requirements of mobile
systems. It is available in an ultra-compact 150-mil 16-pin
SOIC Package.
Block Diagram
BUF_IN
OUTPUT1
OUTPUT2
OUTPUT3
OUTPUT4
OUTPUT5
OUTPUT6
OUTPUT7
OUTPUT8
OUTPUT9
Alliance Semiconductor
2575 Augustine Drive
•
Santa Clara, CA
•
Tel: 408.855.4900
•
Fax: 408.855.4999
•
www.alsc.com
Notice: The information in this document is subject to change without notice.
June 2005
rev 0.2
Pin Configuration
ASM2P2309NZ
BUF_IN
OUTPUT1
OUTPUT2
V
DD
GND
OUTPUT3
OUTPUT4
V
DD
1
2
3
4
5
6
7
8
ASM2P2309NZ
16
15
14
13
12
11
10
9
OUTPUT9
OUTPUT8
OUTPUT7
V
DD
GND
OUTPUT6
OUTPUT5
GND
Pin Description
Pin
4, 8, 13
5, 9, 12
1
2, 3, 6, 7, 10, 11, 14, 15, 16
V
DD
GND
BUF_IN
OUTPUT [1:9]
Signal
Ground
Input Clock
Outputs
Description
3.3V Digital Voltage Supply
Nine Output 3.3V Buffer
Notice: The information in this document is subject to change without notice.
2 of 9
June 2005
rev 0.2
Absolute Maximum Ratings
Parameter
Supply Voltage to Ground Potential
DC Input Voltage (Except BUF_IN)
Storage Temperature
Junction Temperature
Static Discharge Voltage
(As per JEDEC STD22- A114-B)
ASM2P2309NZ
Min
-0.5
-0.5
-65
Max
7.0
V
DD
+ 0.5
+150
150
>2000
Unit
V
V
°C
°C
V
Note: These are stress ratings only and functional usage is not implied. Exposure to absolute maximum ratings for prolonged periods can affect device
reliability.
Operating Conditions
Parameter
V
DD
T
A
C
L
C
IN
BUF_IN, OUTPUT [1:9]
t
PU
Supply Voltage
(Ambient Operating Temperature), Commercial
(Ambient Operating Temperature), Industrial
Load Capacitance, Fout < 100MHz
Load Capacitance,100MHz < Fout < 133.33MHz
Input Capacitance
Operating Frequency
Power-up time for all V
DD
's to reach minimum
specified voltage (power ramps must be monotonic)
Description
Min
3.0
0
–40
-
-
-
DC
0.05
Max
3.6
70
85
30
15
7
133.33
50
Unit
V
°C
°C
pF
pF
pF
MHz
mS
Nine Output 3.3V Buffer
Notice: The information in this document is subject to change without notice.
3 of 9
June 2005
rev 0.2
Electrical Characteristics for Commercial and Industrial Temperature Devices
Parameter
V
IL
V
IH
I
IL
I
IH
V
OL
V
OH
I
DD
ASM2P2309NZ
Description
Input LOW Voltage
1
1
Test Conditions
Min
-
2.0
Max
0.8
-
50.0
100.0
0.4
-
32
Unit
V
V
MA
MA
V
V
mA
Input HIGH Voltage
Input LOW Current
Input HIGH Current
2
Output LOW Voltage
Output HIGH Voltage
Supply Current
2
V
IN
= 0V
V
IN
= V
DD
I
OL
= 8 mA
I
OH
= –8 mA
Unloaded outputs at 66.66MHz
3
-
-
-
2.4
-
Switching Characteristics for Commercial and Industrial Temperature Devices
Parameter
t
D
t
3
t
4
t
5
t
6
Name
Duty Cycle = t
2
÷t
1
Rise Time
Fall Time
2
2
2
2
Description
Measured at 1.4V
Measured between 0.8V and 2.0V
Measured between 0.8V and 2.0V
All outputs equally loaded
Measured at V
DD
/2
Min
40.0
-
-
-
1
Typ
50.0
-
-
-
5
Max
60.0
1.50
1.50
250
9.2
Unit
%
nS
nS
pS
nS
Output to Output Skew
Propagation Delay,
BUF_IN Rising Edge to
2
OUTPUT Rising Edge
Note:
1. BUF_IN input has a threshold voltage of V
DD
/2.
2. Parameter is guaranteed by design and characterization. It is not 100% tested in production.
3. All parameters specified with loaded outputs.
Nine Output 3.3V Buffer
Notice: The information in this document is subject to change without notice.
4 of 9
June 2005
rev 0.2
Switching Waveforms
Duty Cycle Timing
ASM2P2309NZ
All Outputs Rise/Fall Time
Output-Output Skew
Input-Output Propagation Delay
Nine Output 3.3V Buffer
Notice: The information in this document is subject to change without notice.
5 of 9
stm32/stm8
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
