CAT5116
Log‐taper, 100‐tap
Digital Potentiometer (POT)
Description
The CAT5116 is a log-taper single digital POT designed as an
electronic replacement for mechanical potentiometers.
Ideal for automated adjustments on high volume production lines,
ICs are well suited for applications where equipment requiring
periodic adjustment is either difficult to access or located in a
hazardous or remote environment.
The CAT5116 contains a 100-tap series resistor array connected
between two terminals R
H
and R
L
. An up/down counter and decoder
that are controlled by three input pins, determines which tap is
connected to the wiper, R
W
.
The wiper setting, stored in nonvolatile memory, is not lost when the
device is powered down and is automatically reinstated when power is
returned. The wiper can be adjusted to test new system values without
effecting the stored setting.
Wiper-control of the CAT5116 is accomplished with three input
control pins, CS, U/D, and INC. The INC input increments the wiper
in the direction which is determined by the logic state of the U/D input.
The CS input is used to select the device and also store the wiper
position prior to power down.
The digital POT can be used as a three-terminal resistive divider or
as a two-terminal variable resistor.
Features
http://onsemi.com
SOIC−8
V SUFFIX
CASE 751BD
MSOP−8
Z SUFFIX
CASE 846AD
PDIP−8
L SUFFIX
CASE 646AA
TSSOP−8
Y SUFFIX
CASE 948AL
PIN CONFIGURATIONS
INC
U/D
R
H
GND
1
V
CC
CS
R
L
R
WB
100-position, Log-taper Potentiometer
Non-volatile EEPROM Wiper Storage
10 nA Ultra-low Standby Current
Single-supply Operation: 2.5 V
−
5.5 V
Increment Up/Down Serial Interface
Resistance Value: 32 kW
Available in 8-pin MSOP, TSSOP, SOIC and DIP Packages
These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS
Compliant
Automated Product Calibration
Remote Control Adjustments
Offset, Gain and Zero Control
Audio Volume Control
Sensor Adjustment
Motor Controls and Feedback Systems
Programmable Analog Functions
PDIP (L), SOIC (V), MSOP (Z)
CS
V
CC
INC
U/D
1
R
L
R
W
GND
R
H
TSSOP (Y)
(Top Views)
PIN FUNCTION
Pin Name
INC
U/D
R
H
GND
R
W
R
L
CS
V
CC
Function
Increment Control
Up/Down Control
Potentiometer High Terminal
Ground
Buffered Wiper Terminal
Potentiometer Low Terminal
Chip Select
Supply Voltage
Applications
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 7 of this data sheet.
Semiconductor Components Industries, LLC, 2013
June, 2013
−
Rev. 14
1
Publication Order Number:
CAT5116/D
CAT5116
Functional Diagram
V
CC
V
CC
R
H
U/D
INC
CS
Control
and
Memory
Power On
Recall
GND
R
W
U/D
INC
CS
Interface
&
Wiper
Control
Potentiometer
R = 32 k
EEPROM
GND
R
L
R
H
165
LOG
TAPER
R
TOT
= 32 kW
R
W
R
W
R
H
R
L
11
10.4
R
L
Figure 1. General
Figure 2. Block Diagram
Figure 3. Potentiometer
Schematic
Pin Description
INC:
Increment Control Input
The INC input moves the wiper in the up or down direction
determined by the condition of the U/D input.
U/D:
Up/Down Control Input
The U/D input controls the direction of the wiper movement.
When in a high state and CS is low, any high-to-low
transition on INC will cause the wiper to move one
increment toward the R
H
terminal. When in a low state and
CS is low, any high-to-low transition on INC will cause the
wiper to move one increment towards the R
L
terminal.
R
H
:
High End Potentiometer Terminal
R
H
is the high end terminal of the potentiometer. It is not
required that this terminal be connected to a potential greater
than the R
L
terminal. Voltage applied to the R
H
terminal
cannot exceed the supply voltage, V
CC
or go below ground,
GND.
R
W
:
Wiper Potentiometer Terminal
R
W
is the wiper terminal of the potentiometer. Its position on
the resistor array is controlled by the control inputs, INC,
U/D and CS. Voltage applied to the R
W
terminal cannot
exceed the supply voltage, V
CC
or go below ground, GND.
R
L
:
Low End Potentiometer Terminal
R
L
is the low end terminal of the potentiometer. It is not
required that this terminal be connected to a potential less
than the R
H
terminal. Voltage applied to the R
L
terminal
cannot exceed the supply voltage, V
CC
or go below ground,
GND. R
L
and R
H
are electrically interchangeable.
CS:
Chip Select
The chip select input is used to activate the control input of
the CAT5116 and is active low. When in a high state, activity
on the INC and U/D inputs will not affect or change the
position of the wiper.
Device Operation
The CAT5116 operates like a digitally controlled
potentiometer with R
H
and R
L
equivalent to the high and low
terminals and R
W
equivalent to the mechanical
potentiometer’s wiper. There are 100 tap positions including
the resistor end points, R
H
and R
L
. There are 99 resistor
elements connected in series between the R
H
and R
L
terminals. The wiper terminal is connected to one of the 100
taps and controlled by three inputs, INC, U/D and CS. These
inputs control a seven-bit up/down counter whose output is
decoded to select the wiper position. The selected wiper
position can be stored in nonvolatile memory using the INC
and CS inputs.
With CS set LOW the CAT5116 is selected and will
respond to the U/D and INC inputs. HIGH to LOW
transitions on INC will increment or decrement the wiper
(depending on the state of the U/D input and seven-bit
counter). The wiper, when at either fixed terminal, acts like
its mechanical equivalent and does not move beyond the last
position. The value of the counter is stored in nonvolatile
memory whenever CS transitions HIGH while the INC input
is also HIGH. When the CAT5116 is powered-down, the last
stored wiper counter position is maintained in the
nonvolatile memory. When power is restored, the contents
of the memory are recalled and the counter is set to the value
stored.
With INC set low, the CAT5116 may be deselected and
powered down without storing the current wiper position in
nonvolatile memory. This allows the system to always
power up to a preset value stored in nonvolatile memory.
http://onsemi.com
2
CAT5116
Table 1. OPERATION MODES
INC
High to Low
High to Low
High
Low
X
CS
Low
Low
Low to High
Low to High
High
R
H
C
H
U/D
High
Low
X
X
X
Operation
Wiper toward H
Wiper toward L
Store Wiper Position
No Store, Return to Standby
Standby
R
WI
C
W
R
W
C
L
R
L
Figure 4. Potentiometer Equivalent Circuit
Table 2. ABSOLUTE MAXIMUM RATINGS
Parameters
Supply Voltage
V
CC
to GND
Inputs
CS to GND
INC to GND
U/D to GND
R
H
to GND
R
L
to GND
R
W
to GND
Operating Ambient Temperature
Industrial (‘I’ suffix)
Junction Temperature (10 s)
Storage Temperature
Lead Soldering (10 s max)
Ratings
−0.5
to +7
−0.5
to V
CC
+0.5
−0.5
to V
CC
+0.5
−0.5
to V
CC
+0.5
−0.5
to V
CC
+0.5
−0.5
to V
CC
+0.5
−0.5
to V
CC
+0.5
−40
to +85
+150
+150
+300
Units
V
V
V
V
V
V
V
C
C
C
C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
Table 3. RELIABILITY CHARACTERISTICS
Symbol
V
ZAP
(Note 1)
I
LTH
(Notes 1, 2)
T
DR
N
END
Parameter
ESD Susceptibility
Latch-up
Data Retention
Endurance
Test Method
MIL−STD−883, Test Method 3015
JEDEC Standard 17
MIL−STD−883, Test Method 1008
MIL−STD−883, Test Method 1003
Min
2000
100
100
1,000,000
Typ
Max
Units
V
mA
Years
Stores
1. This parameter is tested initially and after a design or process change that affects the parameter.
2. Latch-up protection is provided for stresses up to 100 mA on address and data pins from
−1
V to V
CC
+ 1 V.
http://onsemi.com
3
CAT5116
Table 4. DC ELECTRICAL CHARACTERISTICS
(V
CC
= +2.5 V to +5.5 V unless otherwise specified)
Symbol
POWER SUPPLY
V
CC
I
CC1
(Note 5)
I
CC2
I
SB1
LOGIC INPUTS
I
IH
I
IL
V
IH1
V
IL1
V
IH2
V
IL2
R
POT
R
TOL
V
RH
V
RL
R
V
(Note 6)
R
WI
I
W
TC
RPOT
TC
RATIO
V
N
C
H
/C
L
/C
W
fc
3.
4.
5.
6.
Input Leakage Current
Input Leakage Current
TTL High Level Input Voltage
TTL Low Level Input Voltage
CMOS High Level Input Voltage
CMOS Low Level Input Voltage
2.5 V
V
CC
5.5 V
V
IN
= V
CC
V
IN
= 0 V
4.5 V
V
CC
5.5 V
–
–
2
0
V
CC
x 0.7
−0.3
–
–
–
–
–
–
10
−10
V
CC
0.8
V
CC
+ 0.3
V
CC
x 0.2
mA
mA
V
V
V
V
Operating Voltage Range
Supply Current (Increment)
V
CC
= 5.5 V, f = 1 MHz, I
W
= 0
V
CC
= 5.5 V, f = 250 kHz, I
W
= 0
Supply Current (Write)
Programming, V
CC
= 5.5 V
V
CC
= 3 V
Supply Current (Standby)
CS = V
CC
−
0.3 V
U/D, INC = V
CC
−
0.3 V or GND
2.5
–
–
–
–
–
–
–
–
–
–
0.01
5.5
100
50
1
500
1
V
mA
mA
mA
mA
mA
Parameter
Conditions
Min
Typ
Max
Units
POTENTIOMETER PARAMETERS
Potentiometer Resistance
Pot. Resistance Tolerance
Voltage on R
H
pin
Voltage on R
L
pin
Relative Variation
Wiper Resistance
V
CC
= 5 V, I
W
= 1 mA
V
CC
= 2.5 V, I
W
= 1 mA
Wiper Current
TC of Pot Resistance
Ratiometric TC
Noise
Potentiometer Capacitances
Frequency Response
Passive Attenuator, 10 kW
100 kHz / 1 kHz
8/24
8/8/25
1.7
300
20
200
400
0
0
32
20
V
CC
V
CC
0.05
400
1000
1
W
W
mA
ppm/C
ppm/C
nV/Hz
pF
MHz
kW
%
V
V
Latch-up protection is provided for stresses up to 100 mA on address and data pins from
−1
V to V
CC
+ 1 V.
This parameter is tested initially and after a design or process change that affects the parameter.
I
W
= source or sink.
Relative variation is a measure of the error in step size between taps = log (V
W(N)
)
−
log(V
W(N−1)
) = 0.045
0.003.
http://onsemi.com
4
CAT5116
Table 5. AC TEST CONDITIONS
V
CC
Range
Input Pulse Levels
Input Rise and Fall Times
Input Reference Levels
2.5 V
V
CC
5.5 V
0.2 V
CC
to 0.7 V
CC
10 ns
0.5 V
CC
Table 6. AC OPERATING CHARACTERISTICS
(V
CC
= +2.5 V to +5.5 V, V
H
= V
CC
, V
L
= 0 V, unless otherwise specified)
Symbol
t
CI
t
DI
t
ID
t
IL
t
IH
t
IC
t
CPH1
t
CPH2
t
IW
t
CYC
t
R
, t
F
(Note 8)
t
PU
(Note 8)
t
WR
CS to INC Setup
U/D to INC Setup
U/D to INC Hold
INC LOW Period
INC HIGH Period
INC Inactive to CS Inactive
CS Deselect Time (NO STORE)
CS Deselect Time (STORE)
INC to V
OUT
Change
INC Cycle Time
INC Input Rise and Fall Time
Power-up to Wiper Stable
Store Cycle
Parameter
Min
100
50
100
250
250
1
100
10
−
1
−
–
–
Typ
(Note 7)
−
−
−
−
−
−
−
−
1
−
−
–
5
Max
−
−
−
−
−
−
−
−
5
−
500
1
10
Units
ns
ns
ns
ns
ns
ms
ns
ms
ms
ms
ms
ms
ms
7. Typical values are for T
A
= 25C and nominal supply voltage.
8. This parameter is periodically sampled and not 100% tested.
9. MI in the A.C. Timing diagram refers to the minimum incremental change in the W output due to a change in the wiper position.
CS
t
CYC
(store)
t
CPH
90%
t
DI
U/D
90%
10%
t
ID
t
F
t
R
t
CI
INC
t
IL
t
IH
t
IC
t
IW
R
W
MI
(3)
Figure 5. A.C. Timing
http://onsemi.com
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
