电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT9365AI-1BF-25E122.880000T

产品描述LVPECL Output Clock Oscillator,
产品类别无源元件    振荡器   
文件大小372KB,共12页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT9365AI-1BF-25E122.880000T概述

LVPECL Output Clock Oscillator,

SIT9365AI-1BF-25E122.880000T规格参数

参数名称属性值
是否Rohs认证符合
Objectid7178024431
包装说明QFN, 6 PIN
Reach Compliance Codecompliant
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL2
其他特性ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TR
最长下降时间0.29 ns
频率调整-机械NO
频率稳定性10%
JESD-609代码e4
安装特点SURFACE MOUNT
端子数量6
标称工作频率122.88 MHz
最高工作温度85 °C
最低工作温度-40 °C
振荡器类型LVPECL
物理尺寸3.3mm x 2.6mm x 0.9mm
最长上升时间0.29 ns
最大供电电压2.75 V
最小供电电压2.25 V
标称供电电压2.5 V
表面贴装YES
最大对称度55/45 %
端子面层Nickel/Palladium/Gold (Ni/Pd/Au)

文档预览

下载PDF文档
SiT9365
Standard Frequency Ultra-low Jitter Differential Oscillator
Features
32 standard frequencies from 25 MHz to 322.265625 MHz
LVPECL, LVDS and HCSL output signaling
0.1 ps RMS phase jitter (random) for Ethernet applications
Contact
SiTime
for ±10 ppm frequency stability
Wide temperature range from -40°C to 85°C
Contact
SiTime
for higher temperature range options
Industry-standard packages: 3.2 x 2.5, 7.0 x 5.0 mm
Contact
SiTime
for 5.0 x 3.2 mm package
Applications
10/40/100 GB Ethernet, SONET, SATA, SAS, Fibre Channel
Telecom, networking, instrumentation, storage, servers
Electrical Characteristics
All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage with standard
output termination show in the termination diagrams. Typical values are at 25°C and nominal supply voltage.
Table 1. Electrical Characteristics – Common to LVPECL, LVDS and HCSL
Parameter
Output Frequency Range
Symbol
f
Min.
Typ.
Max.
Unit
MHz
Condition
Refer to
Table 10
for the list of supported frequencies
Frequency Range
32 standard frequencies between
25 MHz and 322.265625 MHz
-10
-20
-25
-50
First Year Aging
Operating Temperature Range
F_1y
T_use
-20
-40
Supply Voltage
Vdd
2.97
2.70
2.52
2.25
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
Duty Cycle
Startup Time
OE Enable/Disable Time
VIH
VIL
Z_in
DC
T_start
T_oe
70%
45
±1
3.30
3.00
2.80
2.50
100
+10
+20
+25
+50
+70
+85
Supply Voltage
3.63
3.30
3.08
2.75
30%
-
55
3.0
3.8
V
V
V
V
Vdd
Vdd
kΩ
%
ms
µs
Measured from the time Vdd reaches its rated minimum value.
f = 156.25 MHz.
Pin 1, OE
Pin 1, OE
Pin 1, OE logic high or logic low
Frequency Stability
Frequency Stability
F_stab
ppm
ppm
ppm
ppm
ppm
°C
°C
At 25°C
Extended Commercial
Industrial. Contact
SiTime
for higher temperature range options
Inclusive of initial tolerance, operating temperature, rated power
supply voltage and load variations. Contact
SiTime
for ±10 ppm
Inclusive of initial tolerance, operating temperature, rated power
supply voltage and load variations.
Temperature Range
Input Characteristics
Output Characteristics
Startup and OE Timing
Rev 1.0
September 6, 2017
www.sitime.com

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1625  2345  1826  2224  2523  33  48  37  45  51 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved