电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

TNPW12101K42BEEA

产品描述RESISTOR, THIN FILM, 0.33W, 0.1%, 25ppm, 1420ohm, SURFACE MOUNT, 1210, CHIP, ROHS COMPLIANT
产品类别无源元件    电阻器   
文件大小127KB,共10页
制造商Vishay(威世)
官网地址http://www.vishay.com
标准
下载文档 详细参数 全文预览

TNPW12101K42BEEA概述

RESISTOR, THIN FILM, 0.33W, 0.1%, 25ppm, 1420ohm, SURFACE MOUNT, 1210, CHIP, ROHS COMPLIANT

TNPW12101K42BEEA规格参数

参数名称属性值
是否Rohs认证符合
厂商名称Vishay(威世)
包装说明, 1210
Reach Compliance Codecompliant
ECCN代码EAR99
其他特性LASER TRIMMABLE; PRECISION; RATED AC VOLTAGE: 200V
JESD-609代码e3
制造商序列号TNPW
安装特点SURFACE MOUNT
端子数量2
最高工作温度125 °C
最低工作温度-55 °C
封装形状RECTANGULAR PACKAGE
包装方法TR, PAPER, 7 INCH
额定功率耗散 (P)0.33 W
额定温度70 °C
电阻1420 Ω
电阻器类型FIXED RESISTOR
尺寸代码1210
表面贴装YES
技术THIN FILM
温度系数25 ppm/°C
端子面层Matte Tin (Sn) - with Nickel (Ni) barrier
端子形状WRAPAROUND
容差0.1%
工作电压200 V
Base Number Matches1

文档预览

下载PDF文档
TNPW e3
Vishay
High Stability Thin Film Flat Chip Resistors
FEATURES
• Low temperature coefficient and tight
tolerances (± 0.1 %; ± 10 ppm/K)
• Superior moisture resistivity
0.25 % (85 °C;
56 days; 85 % RH)
• Excellent overall stability at different
environmental conditions
0.05 % (1000 h
rated power at 70 °C)
• AEC-Q200 qualified (sizes 0402 to 1206)
• Waste gas resistant
• Material categorization: For definitions of compliance
please see
www.vishay.com/doc?99912
TNPW e3 precision thin film flat chip resistors are the perfect
choice for most fields of modern electronics where highest
reliability and stability is of major concern. Typical
applications include test and measuring equipment, medical
equipment, industrial, and automotive.
APPLICATIONS
Test and measuring equipment
Medical equipment
Industrial equipment
Automotive
STANDARD ELECTRICAL SPECIFICATIONS
DESCRIPTION
Metric size
Resistance range
Resistance tolerance
Temperature
coefficent
Rated dissipation,
P
70 (2)
Operating voltage,
U
max.
AC/DC
Permissible film
temperature,
F
max.
Operating
temperature range
Thermal resistance
(3)
Max. resistance
change at
P
70
;
R/R:
1000 h
8000 h
225 000 h
Insulation voltage:
U
ins
1 min
Continuous
Failure rate:
FIT
observed
75 V
75 V
0.1
x 10
-9
/h
100 V
75 V
0.1
x 10
-9
/h
200 V
75 V
0.1
x 10
-9
/h
300 V
75 V
0.1
x 10
-9
/h
300 V
75 V
0.1
x 10
-9
/h
300 V
75 V
0.1
x 10
-9
/h
300 V
75 V
0.1
x 10
-9
/h
870 K/W
550 K/W
440 K/W
0.063 W
50 V
TNPW0402 e3 TNPW0603 e3 TNPW0805 e3 TNPW1206 e3 TNPW1210 e3
(1)
TNPW2010 e3 TNPW2512 e3
(1)
RR 1005M
RR 1608M
RR 2012M
RR 3216M
RR 3225M
RR 5025M
RR 6332M
10
to 100 k 10
to 332 k 10
to 1 M
10
to 2 M 10
to 3.01 M 10
to 4.99 M 10
to 8.87 M
± 1 %; ± 0.5 %; ± 0.1 %
± 50 ppm/K; ± 25 ppm/K; ± 15 ppm/K; ± 10 ppm/K
0.1 W
75 V
0.125 W
150 V
0.25 W
200 V
155 °C
- 55 °C to 125 °C (155 °C)
220 K/W
170 K/W
140 K/W
110 K/W
0.33 W
200 V
± 50 ppm/K; ± 25 ppm/K
0.4 W
300 V
0.5 W
300 V
10
to 100 k 10
to 332 k 10
to 1 M
0.05
%
0.10
%
0.30
%
0.05
%
0.10
%
0.30
%
0.05
%
0.10
%
0.30
%
10
to 2 M 10
to 3.01 M 10
to 4.99 M 10
to 8.87 M
0.05
%
0.10
%
0.30
%
0.05
%
0.10
%
0.30
%
0.05
%
0.10
%
0.30
%
0.05
%
0.10
%
0.30
%
Notes
• TNPW 0402 without marking.
(1)
Size not specified in EN 140401-801.
(2)
Rated voltage
P
x
R
. The power dissipation on the resistor generates a temperature rise against the local ambient, depending on the heat
flow support of the printed-circuit board (thermal resistance). Using advanced temperature level may require special considerations towards
the choice of circuit board and solder material. The rated dissipation applies only if the permitted film temperature is not exceeded.
(3)
Measuring conditions in accordance with EN 140401-801.
Document Number: 28758
www.vishay.com
For technical questions, contact:
thinfilmchip@vishay.com
336
Revision: 27-Jun-12
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
BSP中sysPhysMemDesc[]和sysStaticTlbDesc[]的区别
boot启动时已经用sysPhysMemDesc数组进行了虚拟内存到物理内存的映射,那为啥还需要sysStaticTlbDesc的Effective地址到Real地址的映射啊??...
chinatonglian 嵌入式系统
FPGA设计的八个重要知识点,你都会吗
1. 面积与速度的平衡与互换 这里的面积指一个设计消耗FPGA/CPLD的逻辑资源的数量,对于FPGA可以用消耗的FF(触发器)和LUT(查找表)来衡量,更一般的衡量方式可以用设计所占的等价逻辑门数 ......
xyd18025265652 FPGA/CPLD
(精美大图)参与TI 8月初研讨会,获赠C2000开发板
参与TI 8月初研讨会,获赠C2000开发板,活动详情:https://bbs.eeworld.com.cn/thread-111179-1-1.html 板子先到了朋友那里,现在正在来EEWORLD的路上。 朋友帮忙弄了两张图,先 ......
EEWORLD社区 单片机
找工作!
六年WinCE开发经验,都是基于arm架构的。 两年winCE下的网络开发,socket 编程,两年WinCE手机开发,ril部分,两年WinCE手机BSP开发! 值多少钱? 本人在北京 联系方式:wincebsp@sina.c ......
zyc002002 嵌入式系统
【xilinx技术问答】后端布局布线的频率
问:在后端布局布线之前怎么确定系统的最高工作频率?是一点点往上升还是有什么计算公式?在综合之后啦? 综合后的STD基本上没什么延迟信息? 答:看时序报告,里面有FMAX,推算的方法根据关键 ......
eeleader FPGA/CPLD
射频识别技术原理分析
射频识别(RFID)技术相对于传统的磁卡及IC卡技术具有非接触、阅读速度快、无磨损等特点,在最近几年里得到快速发展。为加强中国工程师对该技术的理解,本文详细介绍了RFID技术的工作原理、分类、 ......
songbo 无线连接

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2121  2657  627  712  2276  54  2  17  56  37 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved