电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MAC7111MPV

产品描述MAC7100 Microcontroller Family Hardware Specifications
文件大小1MB,共48页
制造商Motorola ( NXP )
官网地址https://www.nxp.com
下载文档 全文预览

MAC7111MPV概述

MAC7100 Microcontroller Family Hardware Specifications

文档预览

下载PDF文档
Freescale Semiconductor, Inc.
Advance Information
MAC7100EC/D
Rev. 0.1, 10/2003
MAC7100 Microcontroller
Family Hardware
Specifications
Freescale Semiconductor, Inc...
32-bit Embedded
Controller Division
This document provides electrical specifications, pin assignments, and package diagrams for
MAC7100 family of microcontroller devices. For functional characteristics of the family,
refer to the
MAC7100 Microcontroller Family Reference Manual
(MAC7100RM/D).
This document contains the following topics:
Topic
Section 1, “Overview”
Section 2, “Ordering Information”
Section 3, “Electrical Characteristics”
Section 4, “Device Pin Assignments”
Section 5, “Mechanical Information”
Page
1
2
3
36
41
1
Overview
The MAC7100 Family of microcontrollers (MCUs) are members of a pin-compatible family
of 32-bit Flash-memory-based devices developed specifically for embedded automotive
applications. The pin-compatible family concept enables users to select between different
memory and peripheral options for scalable designs. All MAC7100 Family members are
composed of a 32-bit central processing unit (ARM7TDMI-S), up to 512Kbytes of embedded
Flash EEPROM for program storage, up to 32Kbytes of embedded Flash for data and/or
program storage, and up to 32Kbytes of RAM. The family is implemented with an enhanced
DMA (eDMA) controller to improve performance for transfers between memory and many of
the on-chip peripherals. The peripheral set includes asynchronous serial communications
interfaces (eSCI), serial peripheral interfaces (DSPI), inter-integrated circuit (I
2
C) bus
controllers, FlexCAN interfaces, an enhanced modular I/O subsystem (eMIOS), 10-bit
analog-to-digital converter (ATD) channels, general-purpose timers (PIT) and two
special-purpose timers (RTI and SWT). The peripherals share a large number of general
purpose input-output (GPIO) pins, all of which are bidirectional and available with interrupt
capability to trigger wake-up from low-power chip modes.
The inclusion of a PLL circuit allows power consumption and performance to be adjusted to
suit operational requirements. The operating frequency of devices in the family is up to a
maximum of 50 MHz. The internal data paths between the CPU core, eDMA, memory and
peripherals are all 32 bits wide, further improving performance for 32-bit applications. The
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
For More Information On This Product,
Go to: www.freescale.com

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2884  865  2810  2424  279  45  58  1  54  16 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved