MACH110-12,MACH110-12 pdf中文资料,MACH110-12引脚图,MACH110-12电路-Datasheet-电子工程世界

Datasheet> 器件分类 > MACH110-12

文档预览

MACH110-12: 产品描述High-Density EE CMOS Programmable Logic; 文件大小127KB，共24页; 制造商Lattice(莱迪斯); 官网地址http://www.latticesemi.com

下载文档选型对比全文预览

MACH110-12概述

High-Density EE CMOS Programmable Logic

文档预览

下载PDF文档

全文
预览

FINAL

COM’L: -12/15/20

IND: -14/18/24

MACH110-12/15/20

High-Density EE CMOS Programmable Logic

DISTINCTIVE CHARACTERISTICS

44 Pins

32 Macrocells

12 ns t

Commercial

14 ns t

Industrial

77 MHz f

CNT

38 Inputs

32 Outputs

Lattice Semiconductor

32 Flip-flops; 2 clock choices

2 “PAL22V16” Blocks

Pin-compatible with MACH111, MACH210,

MACH211, MACH215

GENERAL DESCRIPTION

The MACH110 is a member of our high-performance

EE CMOS MACH 1 family. This device has approxi-

mately three times the logic macrocell capability of the

popular PAL22V10 without loss of speed.

The MACH110 consists of two PAL blocks intercon-

nected by a programmable switch matrix. The two PAL

blocks are essentially “PAL22V16” structures complete

with product-term arrays and programmable macro-

cells. The switch matrix connects the PAL blocks to

each other and to all input pins, providing a high degree

of connectivity between the fully-connected PAL blocks.

This allows designs to be placed and routed efficiently.

The MACH110 macrocell provides either registered or

combinatorial outputs with programmable polarity. If a

registered configuration is chosen, the register can be

configured as D-type or T-type to help reduce the

number of product terms. The register type decision can

be made by the designer or by the software. All

macrocells can be connected to an I/O cell. If a buried

macrocell is desired, the internal feedback path from the

macrocell can be used, which frees up the I/O pin for use

as an input.

Publication#

14127

Rev.

Issue Date:

May 1995

Amendment

MACH110-12相似产品对比

	MACH110-12	MACH110-20JC	MACH110-12JC	MACH110-15JC
描述	High-Density EE CMOS Programmable Logic	High-Density EE CMOS Programmable Logic	High-Density EE CMOS Programmable Logic	High-Density EE CMOS Programmable Logic
是否Rohs认证	-	不符合	不符合	不符合
厂商名称	-	Lattice(莱迪斯)	Lattice(莱迪斯)	Lattice(莱迪斯)
零件包装代码	-	LCC	LCC	LCC
包装说明	-	QCCJ, LDCC44,.7SQ	QCCJ, LDCC44,.7SQ	QCCJ, LDCC44,.7SQ
针数	-	44	44	44
Reach Compliance Code	-	unknow	unknow	unknow
ECCN代码	-	EAR99	EAR99	EAR99
其他特性	-	NO	NO	NO
最大时钟频率	-	38.5 MHz	62.5 MHz	47.6 MHz
系统内可编程	-	NO	NO	NO
JESD-30 代码	-	S-PQCC-J44	S-PQCC-J44	S-PQCC-J44
JESD-609代码	-	e0	e0	e0
JTAG BST	-	NO	NO	NO
长度	-	16.5862 mm	16.5862 mm	16.5862 mm
湿度敏感等级	-	3	3	3
专用输入次数	-	4	4	4
I/O 线路数量	-	32	32	32
宏单元数	-	32	32	32
端子数量	-	44	44	44
最高工作温度	-	70 °C	70 °C	70 °C
组织	-	4 DEDICATED INPUTS, 32 I/O	4 DEDICATED INPUTS, 32 I/O	4 DEDICATED INPUTS, 32 I/O
输出函数	-	MACROCELL	MACROCELL	MACROCELL
封装主体材料	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
封装代码	-	QCCJ	QCCJ	QCCJ
封装等效代码	-	LDCC44,.7SQ	LDCC44,.7SQ	LDCC44,.7SQ
封装形状	-	SQUARE	SQUARE	SQUARE
封装形式	-	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER
电源	-	5 V	5 V	5 V
可编程逻辑类型	-	EE PLD	EE PLD	EE PLD
传播延迟	-	20 ns	12 ns	15 ns
认证状态	-	Not Qualified	Not Qualified	Not Qualified
座面最大高度	-	4.57 mm	4.57 mm	4.57 mm
最大供电电压	-	5.25 V	5.25 V	5.25 V
最小供电电压	-	4.75 V	4.75 V	4.75 V
标称供电电压	-	5 V	5 V	5 V
表面贴装	-	YES	YES	YES
技术	-	CMOS	CMOS	CMOS
温度等级	-	COMMERCIAL	COMMERCIAL	COMMERCIAL
端子面层	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
端子形式	-	J BEND	J BEND	J BEND
端子节距	-	1.27 mm	1.27 mm	1.27 mm
端子位置	-	QUAD	QUAD	QUAD
宽度	-	16.5862 mm	16.5862 mm	16.5862 mm

MACH110-12

MACH110-12概述

文档预览

MACH110-12相似产品对比

推荐资源