电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT3809AI-CF-33SB-80.000001

产品描述Oscillator, 80.000001MHz Min, 220MHz Max, 80.000001MHz Nom
产品类别无源元件    振荡器   
文件大小289KB,共5页
制造商SiTime
标准
下载文档 详细参数 全文预览

SIT3809AI-CF-33SB-80.000001概述

Oscillator, 80.000001MHz Min, 220MHz Max, 80.000001MHz Nom

SIT3809AI-CF-33SB-80.000001规格参数

参数名称属性值
是否Rohs认证符合
厂商名称SiTime
包装说明SOLCC6,.12
Reach Compliance Codeunknown
JESD-609代码e4
安装特点SURFACE MOUNT
端子数量6
最大工作频率220 MHz
最小工作频率80.000001 MHz
标称工作频率80.000001 MHz
最高工作温度85 °C
最低工作温度-40 °C
封装主体材料PLASTIC/EPOXY
封装等效代码SOLCC6,.12
电源3.3 V
认证状态Not Qualified
最大压摆率36 mA
标称供电电压3.3 V
表面贴装YES
端子面层Nickel/Palladium/Gold (Ni/Pd/Au)
Base Number Matches1

文档预览

下载PDF文档
SiT3809
High Frequency MEMS VCXO
Advanced information
Features, Benefits and Applications
Any frequency between 80.000001 and 220 MHz with 6 decimal places of accuracy
100% pin-to-pin compatible with and direct replacement of quartz based VCXO
Widest pull range options: ±25, ±50, ±100, ±150, ±200, ±400, ±800, ±1600 PPM
Superior pull range linearity of <= 1%, 10 times better than quartz
LVCMOS/LVTTL compatible output
Typical tuning voltage: 0 V to Vdd
Three industry-standard packages: 3.2 mm x2.5 mm (4-pin), 5.0 mm x 3.2 mm (6-pin),
7.0 mm x 5.0 mm (6-pin)
Outstanding siicon reliability of 2 FIT (10x improvement over quartz-based devices)
Ultra short lead time
Ideal for telecom clock synchronization, instrumentation, low bandwidth analog PLL,
jitter cleaner, clock recovery, audio, video, FPGA, broadband and networking
Specifications
Electrical Characteristics
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
80.000001
-10
-25
-50
Operating Temperature Range
Supply Voltage
T_use
Vdd
-20
-40
2.97
2.52
2.25
1.71
Typ.
Max.
220
+10
+25
+50
Unit
MHz
PPM
PPM
PPM
°C
°C
V
V
V
PPM
V
V
V
V
V
%
kHz
V
mA
mA
μA
%
ns
%Vdd
%Vdd
pF
ms
ms
ms
ps
ps
PPM
Vdd = 1.8 V, Voltage at which maximum deviation is guaranteed.
Vdd = 2.5 V, Voltage at which maximum deviation is guaranteed.
Vdd = 2.8 V, Voltage at which maximum deviation is guaranteed.
Vdd = 3.3 V, Voltage at which maximum deviation is guaranteed.
Voltage at which maximum deviation is guaranteed.
Condition
Inclusive of initial tolerance (F_init), operating temperature, rated
power, supply voltage change, load change
Select stability option in part number ordering (see back page)
Extended Commercial
Industrial
Pull Range
[1,2]
Upper Control Voltage
PR
VC_U
1.62
2.25
2.52
3
+70
+85
3.3
3.63
2.8
3.08
2.5
2.75
1.8
1.89
±25, ±50, ±100,±150,
Positive slope
8
3.3
34
30
1.0
6
1.7
0.51
1.7
2.3
2.6
3.1
0.1
1
3.63
36
33
TBD
55
2.2
10
15
10
TBD
10
±200, ±400, ±800, ±1600
Lower Control Voltage
Linearity
Frequency Change Polarity
Control Voltage Bandwidth(-3dB)
Current Consumption
Standby Current
Duty Cycle
Rise/Fall Time
Output Voltage High
Output Voltage Low
Output Load
Start-up Time
OE Enable/Disable Time
Resume Time
RMS Period Jitter
RMS Phase Jitter (random)
Aging
VC_L
Lin
V_BW
Idd
I_std
DC
Tr, Tf
VOH
VOL
Ld
T_start
T_oe
T_resume
T_jitt
T_phj
F_aging
0
2.97
45
90
Contact SiTime for 16 kHz bandwidth
No load condition, f = 100 MHz, Vdd = 2.5 V, 2.8 V or 3.3 V
No load condition, f = 100 MHz, Vdd = 1.8 V
ST = GND, All Vdd, Output is Weakly Pulled Down
All Vdds
Vdd = 1.8, 2.5, 2.8 or 3.3 V, 10% - 90% Vdd level
IOH = TBD
IOL = TBD
±5
Measured from the time ST pin crosses 50% threshold
f = 100, all Vdds
f = 100 MHz, Pull range = 100 PPM, Integration bandwidth =
12kHz to 20MHz, all Vdds
10 years
Notes:
1. Absolute Pull Range (APR) is defined as the guaranteed pull range over temperature and voltage.
2. APR = pull range (PR) - frequency stability (F_stab) - Aging (F_aging)
SiTime Corporation
Rev. 0.56
990 Almanor Avenue
Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised July 13, 2011
下图是话筒放大,怎么介入立体上音源接口啊?
来自:电子工程师技术交流(12425841)56359...
一棵小小草 模拟电子
Stellaris怕是要称为历史名词了
现在貌似在TI的官网上已经看不到 Stellaris的提法。取而代之的是Tiva系列和TivaWare软件包。你们怎么看?...
zca123 微控制器 MCU
51汇编语言指令集 下载!
51汇编语言指令集很多书上有,但是有很多书没有放在一起,每章一部分。还有些朋友有书没带在身边,或是使用过,望了买本书又划不来。把这个传上来方便各位。...
single 51单片机
资料先行:ST最新STML5产品开发板NUCLEO-L552ZE-Q(Cortex-M33内核)
开发板: NUCLEO-L552ZE-Q 511439 采用STM32L552ZE MCU和SMPS的STM32 Nucleo-144开发板,支持Arduino、ST Zio和morpho连接。 STM32L5 系列将高性能、安全性和低功耗集于一身,内置运行 ......
EEWORLD社区 stm32/stm8
FPGA开发流程.
482638 ...
至芯科技FPGA大牛 FPGA/CPLD
关于WINCE上的SKYPE给小弟一点帮助呀
是这样的,我想在windows ce上的运行SKYPE程序?哪位兄弟有没有移植好的EXE文件,或者源码呀,能不能给我一份呀?小弟不胜感谢!我的邮箱是sunboyljp@163.com...
hilltree 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1401  307  955  1788  2108  43  52  25  28  55 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved