电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

LTC3887IUJ-1#WTRPBF

产品描述LTC3887IUJ-1#WTRPBF
产品类别电源/电源管理    电源电路   
文件大小3MB,共116页
制造商ADI(亚德诺半导体)
官网地址https://www.analog.com
标准
下载数据手册 下载用户手册 详细参数 全文预览

LTC3887IUJ-1#WTRPBF概述

LTC3887IUJ-1#WTRPBF

LTC3887IUJ-1#WTRPBF规格参数

参数名称属性值
Brand NameAnalog Devices Inc
是否无铅含铅
是否Rohs认证符合
厂商名称ADI(亚德诺半导体)
包装说明HVQCCN, LCC40,.24SQ,20
针数40
制造商包装代码05-08-1728
Reach Compliance Codecompliant
模拟集成电路 - 其他类型SWITCHING CONTROLLER
控制模式CURRENT-MODE
控制技术PULSE WIDTH MODULATION
最大输入电压24 V
最小输入电压4.5 V
标称输入电压12 V
JESD-30 代码S-PQCC-N40
长度6 mm
功能数量2
端子数量40
最高工作温度125 °C
最低工作温度-40 °C
最大输出电压5.5 V
最小输出电压0.5 V
封装主体材料PLASTIC/EPOXY
封装代码HVQCCN
封装等效代码LCC40,.24SQ,20
封装形状SQUARE
封装形式CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
筛选级别AEC-Q100
座面最大高度0.8 mm
表面贴装YES
切换器配置BUCK
技术CMOS
温度等级AUTOMOTIVE
端子形式NO LEAD
端子节距0.5 mm
端子位置QUAD
宽度6 mm
Base Number Matches1

文档预览

下载PDF文档
LTC3887/LTC3887-1/
LTC3887-2
Dual Output PolyPhase Step-Down DC/DC Controller
with Digital Power System Management
FEATURES
DESCRIPTION
n
n
n
n
n
n
n
n
n
n
n
n
n
PMBus/I
2
C Compliant Serial Interface
n
Telemetry Read Back includes V , I , V
IN IN OUT
, I
OUT
,
Temperature, Duty Cycle and Faults
n
Programmable Voltage, Current Limit, Digital
Soft-Start/Stop, Sequencing, Margining, OV/UV
and Frequency Synchronization (250kHz to 1MHz)
±0.5% Output Voltage Accuracy Over Temperature
Integrated 16-Bit ADC
V
OUT
Range: 0.5V to 5.5V (V
OUT0
, V
OUT1
)
Internal EEPROM and Fault Logging with ECC
Integrated N-Channel MOSFET Gate Drivers (LTC3887)
Minimum On-Time 45ns
Wide V
IN
Range: 4.5V to 24V
Analog Current Mode Control Loop
Remote Differential Sense for PolyPhase
®
Applications
Accurate PolyPhase Current Sharing for Up to Six Phases
Available in a 40-Pin (6mm
×
6mm) QFN Package
AEC-Q100 Qualified for Automotive Applications
High Current Distributed Power Systems
Telecom, Datacom and Storage Systems
Intelligent Energy Efficient Power Regulation
The
LTC
®
3887/LTC3887-1/LTC3887-2
are dual,
PolyPhase DC/DC synchronous step-down switching
regulator controllers with an I
2
C-based
PMBus compli-
ant serial interface.
The controllers use a constant fre-
quency, current mode architecture that is supported by
LTpowerPlay
®
a software development tool with graphical
user interface (GUI).
Switching frequency, channel phasing, output voltage,
and device address can be programmed using external
configuration resistors. Additionally, parameters can be
set via the digital interface or stored in EEPROM. Voltage,
current, internal/external temperature and fault status can
be read back through the bus interface.
The LTC3887 has integrated gate drivers. The LTC3887-1
has three-state PWM pins to drive DrMOS power stages.
The LTC3887-2 has gate drivers and no LDO and supports
V
IN
up to 34V. The LTC3887 is an enhanced version of
the LTC3880 with greater output voltage range and more
digital features. Refer to Operation section for more detail.
All registered trademarks and trademarks are the property of their respective owners. Protected
by U.S. Patents including 5481178, 5705919, 5929620, 6144194, 6177787, 6580258, 5408150,
7420359. Licensed under U.S. Patent 7000125 and other related patents worldwide.
APPLICATIONS
n
n
n
TYPICAL APPLICATION
Dual 350kHz 3.3V/0.5V Step-Down Converter
V
IN
6V TO 16V
10µF
V
IN
0.1µF
V
OUT0
0.5V
20A
0.56µH
1.58k
0.22µF
TG0
INTV
CC
TG1
0.1µF
1µH
2k
0.22µF
V
OUT1
3.3V
20A
1µF
0.5
0.4
0.3
V
OUT
ERROR (%)
0.2
0.1
0
–0.1
–0.2
–0.3
Regulated Output Voltage vs
Temperature, V
OUT
= 0.5V
LTC3887
BOOST0
SW0
BG0
I
SENSEO+
I
SENSEO–
V
SENSEO+
V
SENSEO–
TSNS0
10nF
2200pF
4.99k
BOOST1
SW1
BG1
I
SENSE1+
I
SENSE1–
V
SENSE1
TSNS1
2200pF
10nF
6.04k
530µF
+
+
530µF
–0.4
–0.5
–50 –30 –10 10 30 50 70
TEMPERATURE (°C)
90
110
I
THO
SDA
SCL
ALERT
RUN0
RUN1
I
TH1
GPIO0
GPIO1
V
DD33
V
DD25
*SOME DETAILS OMITTED
FOR CLARITY
PMBus
INTERFACE
FAULT MANAGEMENT
3887 TA01b
TO/FROM
OTHER LTC DEVICES
WRITE PROTECT
SHARE_CLK
SYNC
GND
WP
1µF
1µF
3887 TA01a
Document Feedback
For more information
www.analog.com
1
Rev. F
问一下verilog移位寄存器的问题
module test(CLK,STB,DATA,DOUT); input CLK,STB,DATA; output DOUT; reg DOUT; reg shifter; reg bufferreg; reg datacoming; reg count; //initialize initial begin co ......
lilianglaoding FPGA/CPLD
求助lm733cn的引脚详细资料
lm733cn的引脚详细资料,没百度到,谢谢各位大神 ...
DZXX123 stm32/stm8
用CPLD实现DSP与PLX9054之间的连接
摘要: 介绍了利用CPLD实现DSP芯片TMS320C6711b和PCI桥芯片PLX9054之间高速数据传输的系统设计方法,并给出了相应的系统设计原理图,同时对该系统的性能进行了分析。 关键词: PCI总线;TMS32 ......
maker FPGA/CPLD
MSP430 flash的操作
关于msp430的flash操作,下面进入正题 msp430F149有60k的flash,这个对于51来说,是相当的惊人的了,在涉及到flash的操作的时候,往往涉及到三个寄存器,FCTL1,FCTL2,FCTL3。突然间发现ms ......
fish001 微控制器 MCU
FileSys failure in FSMapMemory 错误
做wince5.0BSP开发,debug模式下,运行系统时,会在debug窗口出现以下错误, 然后退出,不知是什么原因引起的,有没有人帮我指点一下,分不是问题,多谢 4294767746 PID:63fc9bfa TID ......
baiyang8361 嵌入式系统
上位机在Windows7下打开 USB失败????
原来在 XP系统下,上位机都可以从打开USB进行正常的数据传输,前两天换了一个Windows7 32位系统后,重新为开发板写了一个Windows7下的系统,电脑也能够识别USB。但是这时候发现上位机程序打开设 ......
beiming10 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 612  1265  2766  1282  789  8  48  49  59  14 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved