电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HY57V1291620TC-75

产品描述Synchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54
产品类别存储    存储   
文件大小159KB,共13页
制造商SK Hynix(海力士)
官网地址http://www.hynix.com/eng/
下载文档 详细参数 选型对比 全文预览

HY57V1291620TC-75概述

Synchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54

HY57V1291620TC-75规格参数

参数名称属性值
是否Rohs认证不符合
零件包装代码TSOP2
包装说明TSOP2, TSOP54,.46,32
针数54
Reach Compliance Codecompliant
ECCN代码EAR99
访问模式FOUR BANK PAGE BURST
最长访问时间5.4 ns
其他特性AUTO/SELF REFRESH
最大时钟频率 (fCLK)133 MHz
I/O 类型COMMON
交错的突发长度1,2,4,8
JESD-30 代码R-PDSO-G54
JESD-609代码e0
长度22.22 mm
内存密度134217728 bit
内存集成电路类型SYNCHRONOUS DRAM
内存宽度16
功能数量1
端口数量1
端子数量54
字数8388608 words
字数代码8000000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织8MX16
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码TSOP2
封装等效代码TSOP54,.46,32
封装形状RECTANGULAR
封装形式SMALL OUTLINE, THIN PROFILE
电源3.3 V
认证状态Not Qualified
刷新周期4096
座面最大高度1.2 mm
自我刷新YES
连续突发长度1,2,4,8,FP
最大待机电流0.0015 A
最大压摆率0.3 mA
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)3 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子面层Tin/Lead (Sn/Pb)
端子形式GULL WING
端子节距0.8 mm
端子位置DUAL
宽度10.16 mm
Base Number Matches1

文档预览

下载PDF文档
HY57V1291620
4Banks x 2M x 16Bit Synchronous DRAM
DESCRIPTION
The Hyundai HY57V1291620 is a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the main memory
applications which require large memory density and high bandwidth. HY57V1291620 is organized as 4banks of
2,097,152x16.
HY57V1291620 is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and out-
puts are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very
high bandwidth. All input and output voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write
cycles initiated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count
sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate
command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined
design is not restricted by a `2N` rule.)
FEATURES
Single 3.3±0.3V power supply
All device pins are compatible with LVTTL interface
JEDEC standard 400mil 54pin TSOP-II with 0.8mm
of pin pitch
All inputs and outputs referenced to positive edge of
system clock
Data mask function by UDQM,LDQM
Internal four banks operation
Auto refresh and self refresh
4096 refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 or Full Page for Sequential Burst
- 1, 2, 4 or 8 for Interleave Burst
Programmable CAS Latency ; 2, 3 Clocks
ORDERING INFORMATION
Part No.
HY57V1291620TC-75
HY57V1291620TC-8
HY57V1291620TC-10P
HY57V1291620TC-10S
HY57V1291620TC-10
HY57V1291620LTC-75
HY57V1291620LTC-8
HY57V1291620LTC-10P
HY57V1291620LTC-10S
HY57V1291620LTC-10
Clock Frequency
133MHz
125MHz
100MHz
100MHz
100MHz
133MHz
125MHz
100MHz
100MHz
100MHz
Power
Organization
Interface
Package
Normal
4Banks x 2Mbits
x16
LVTTL
400mil 54pin TSOP II
Low Power
This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Rev. 1.1/Dec.99

HY57V1291620TC-75相似产品对比

HY57V1291620TC-75 HY57V1291620TC-8 HY57V1291620LTC-75 HY57V1291620LTC-10S HY57V1291620TC-10S HY57V1291620LTC-10 HY57V1291620TC-10 HY57V1291620LTC-10P HY57V1291620TC-10P HY57V1291620LTC-8
描述 Synchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 8MX16, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 8MX16, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 8MX16, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 8MX16, 8ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 8MX16, 8ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 8MX16, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 8MX16, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 Synchronous DRAM, 8MX16, 6ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54
是否Rohs认证 不符合 不符合 不符合 不符合 不符合 不符合 不符合 不符合 不符合 不符合
零件包装代码 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2
包装说明 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32
针数 54 54 54 54 54 54 54 54 54 54
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant compliant compliant compliant
ECCN代码 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
访问模式 FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST
最长访问时间 5.4 ns 6 ns 5.4 ns 6 ns 6 ns 8 ns 8 ns 6 ns 6 ns 6 ns
其他特性 AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
最大时钟频率 (fCLK) 133 MHz 125 MHz 133 MHz 100 MHz 100 MHz 100 MHz 100 MHz 100 MHz 100 MHz 125 MHz
I/O 类型 COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON
交错的突发长度 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8
JESD-30 代码 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54
JESD-609代码 e0 e0 e0 e0 e0 e0 e0 e0 e0 e0
长度 22.22 mm 22.22 mm 22.22 mm 22.22 mm 22.22 mm 22.22 mm 22.22 mm 22.22 mm 22.22 mm 22.22 mm
内存密度 134217728 bit 134217728 bit 134217728 bit 134217728 bit 134217728 bit 134217728 bit 134217728 bit 134217728 bit 134217728 bit 134217728 bit
内存集成电路类型 SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM
内存宽度 16 16 16 16 16 16 16 16 16 16
功能数量 1 1 1 1 1 1 1 1 1 1
端口数量 1 1 1 1 1 1 1 1 1 1
端子数量 54 54 54 54 54 54 54 54 54 54
字数 8388608 words 8388608 words 8388608 words 8388608 words 8388608 words 8388608 words 8388608 words 8388608 words 8388608 words 8388608 words
字数代码 8000000 8000000 8000000 8000000 8000000 8000000 8000000 8000000 8000000 8000000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
组织 8MX16 8MX16 8MX16 8MX16 8MX16 8MX16 8MX16 8MX16 8MX16 8MX16
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2
封装等效代码 TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE
电源 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
刷新周期 4096 4096 4096 4096 4096 4096 4096 4096 4096 4096
座面最大高度 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm
自我刷新 YES YES YES YES YES YES YES YES YES YES
连续突发长度 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP
最大待机电流 0.0015 A 0.0015 A 0.0015 A 0.0015 A 0.0015 A 0.0015 A 0.0015 A 0.0015 A 0.0015 A 0.0015 A
最大压摆率 0.3 mA 0.29 mA 0.3 mA 0.29 mA 0.29 mA 0.28 mA 0.28 mA 0.29 mA 0.29 mA 0.29 mA
最大供电电压 (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
最小供电电压 (Vsup) 3 V 3 V 3 V 3 V 3 V 3 V 3 V 3 V 3 V 3 V
标称供电电压 (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 YES YES YES YES YES YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子面层 Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
端子形式 GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
端子节距 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
宽度 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm
厂商名称 - SK Hynix(海力士) - - SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士)
最近做dsp板子,发现用12V的电源很不爽,220转12V的适配器不知贵不贵,DIY一个?
本帖最后由 dontium 于 2015-1-23 13:29 编辑 最近做dsp板子,发现用12V的电源很不爽,220转12V的适配器不知贵不贵。 做个DIY不知是否可行 ...
安_然 模拟与混合信号
求s3c6400开发板 porting wince6.0下wifi驱动
我们是威盛wifi代理商,目前威盛有porting s3c6400/wince6.0下驱动的计划,现在有6400的bsp,但是没有开发板来调试,所以发帖求6400板子,首先声明是借用!可直接给我电话:15889605893 龚生...
MUSASHI 嵌入式系统
谁知道国产的高速ADC都怎么购买
最近想做个电源监控的项目,会使用到高速的ADC大概需要500Mhz的芯片,不知道国产的高速adc怎么购买,网上的帖子基本上都是催牛逼的软文,你想买芯片某宝上根本就搜不到。难道这东西还是管制商品 ......
bigbat 国产芯片交流
HCS12 AD转模块
45644...
bluehacker NXP MCU
iCoupler技术揭秘——隔离式RS-485
传统RS-485网络使用光耦合器进行信号隔离,使用DC-DC转换器进行电源隔离;通过使用 iCouplerhttp://img.t.sinajs.cn/t4/appstyle/expression/emimage/ee898f.png数字隔离芯片级变压器技术和isoP ......
EEWORLD社区 ADI 工业技术
电子懒人的基础硬件电路图讲解
包含了简单的,基础的单元电路图。积累这些基础的电路图,对分析一个复杂的电路很有帮助。因为一个复杂的电路图可以按照功能来划分成不同的模块,再对模块进行分解成不同的单元电路。 ht ......
arui1999 下载中心专版

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1466  1044  1493  2180  2188  11  39  33  40  57 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved