VTSR, VSSR, VSOR
Vishay Thin Film
Molded, 25 mil or 50 mil Pitch,
Dual-In-Line Resistor, Surface Mount Network
FEATURES
• Reduces total assembly costs
• Compatible with automatic surface mounting
equipment
• UL 94 V-0 flame resistant
• Thin film tantalum nitride on silicon
• Choice of package sizes: VTSR (TSSOP)
JEDEC MC-153, VSSR (SSOP or QSOP) JEDEC MS-137,
VSOR (SOIC narrow) JEDEC MS-012
• Moisture sensitivity level 1 (per IPC/JEDEC STD-20C)
• Isolated/bussed/dual terminator/differential terminator
circuits
• Compliant to RoHS directive 2002/95/EC
Actual Size
Vishay Thin Film resistor networks are designed to be used
in either analog or digital circuits. The use of thin film
resistive elements within the network allows you to achieve
an infinite number of very low noise and high stability circuits
for industrial, medical and scientific instrumentation. Vishay
Thin Film resistor networks are packaged in molded plastic
packages with sizes that are recognized throughout the
world. The rugged packaging offers superior environmental
protection and consistent dimensions for ease of placement
with automatic SMT equipment. Vishay Thin Film stocks
many designs and values for off-the-shelf convenience.
With Vishay Thin Film you can depend on quality products
delivered on time with service backing the product.
TYPICAL PERFORMANCE
ABSOLUTE
TCR
100
ABSOLUTE
TOL.
5, 2, 1
TRACKING
NA
RATIO
NA
SCHEMATICS
01 SCHEMATIC
RESISTORS WITH ONE PIN COMMON
The 01 circuit provides nominally equal resistors connected
between a common pin and a discrete PC board pin.
Commonly used in the following applications:
•
MOS/ROM pull-up/-down
•
TTL input pull-down
•
Open collector pull-up
•
Digital pulse squaring
•
"Wired OR" pull-up
•
TTL unused gate pull-up
•
Power driven pull-up
•
High speed parallels pull-up
Broad selection of standard values available
ISOLATED RESISTORS
The 03 circuit provides nominally equal resistors isolated
from all others and wired directly across.
Commonly used in the following applications:
•
"Wired OR" pull-up
•
Long-line impedance
balancing
•
Power driven pull-up
•
LED current limiting
•
Powergate pull-up
•
ECL output pull-down
•
Line termination
•
TTL input pull-down
Broad selection of standard values available
DUAL-LINE TERMINATOR; PULSE SQUARING
The 05 circuit contains pairs of resistors connected between
ground and a common line. The junctions of these resistor
pairs are connected to the input leads. The 05 circuits are
designed for dual-line termination and pulse squaring.
Standard values are:
VSSR2005:
VSSR1605:
R
1
= 220
Ω,
R
2
= 330
Ω
R
1
= 220
Ω,
R
2
= 330
Ω
R
1
= 330
Ω,
R
2
= 470
Ω
R
1
= 220
Ω,
R
2
= 1.8 kΩ
R
1
= 1.5 kΩ, R
2
= 3.3 kΩ
DIFFERENTIAL TERMINATOR
The 47 schematic consists of series resistor sections
connected between V
CC
and ground. Each contains 3
resistors of 2 different resistance values.
Standard values are:
VSSR16 and VTSR16:
VSSR20 and VTSR20:
R
1
= 330
Ω,
R
2
= 150
Ω
R
1
= 270
Ω,
R
2
= 120
Ω
R
1
= 330
Ω
, R
2
= 220
Ω
Resistance Range:
10
Ω
to 47 kΩ
Lead #1
03 SCHEMATIC
Resistance Range:
10
Ω
to 47 kΩ
Lead #1
05 SCHEMATIC
R
1
R
2
R
1
R
2
R
2
R
1
R
2
R
1
R
2
R
1
R
2
R
1
R
2
R
1
R
2
R
1
R
2
R
1
R
2
R
1
R
2
R
1
R
2
R
1
R
2
R
1
R
2
R
1
Pin 1
47 SCHEMATIC
V
CC
R
1
R
2
R
3
Lead #1
GND
Document Number: 60003
Revision: 25-Jan-10
For technical questions, contact:
thinfilm@vishay.com
www.vishay.com
21
VTSR, VSSR, VSOR
Vishay Thin Film
Molded, 25 mil or 50 mil Pitch,
Dual-In-Line Resistor, Surface Mount Network
STANDARD ELECTRICAL SPECIFICATIONS
TEST
Material
Pin/Lead Number
Resistance Range
TCR: Absolute
TCR: Tracking
Tolerance: Absolute
Tolerance: Ratio
Power Rating: Resistor
Power Rating: Package
Stability: Absolute
Stability: Ratio
Voltage Coefficient
Working Voltage
Operating Temperature Range
Storage Temperature Range
Noise
Thermal EMF
Shelf Life Stability: Absolute
Shelf Life Stability: Ratio
SPECIFICATIONS
Tantalum nitride
16, 20, 24
10
Ω
to 47 kΩ
± 100 ppm/°C
NA
± 5 % standard (± 2 % available)
± 1 % standard (check factory)
NA
100 mW max.
16 = 1.0 W, 20 = 1.2 W, 24 = 1.4 W
-
-
5 ppm/V (typical)
50 V
DC
- 55 °C to + 125 °C
- 55 °C to + 150 °C
< - 35 dB
-
-
-
CONDITIONS
-
-
Per E-24 table
- 55 °C to + 125 °C
-
Per E-24 table
Per E-96 table
-
At + 70 °C
0 °C to + 70 °C
-
-
-
-
-
-
-
-
-
-
DIMENSIONS AND IMPRINTING
in inches (millimeters)
B
C
Part Marking-Model, Pin Count (Optional), Schematic
E
Resistance
Value
Code
Date
Code
Pin #1
A
D
W
xxxx
F
G
J
H
DIMENSION
A - 16 PIN
A - 20 PIN
A - 24 PIN
B (Ref.)
C (Ref.)
D
E (Typ.)
F
G
H
J (Ref.)
W
VTSR-xxxx
0.206 ± 0.003 (5.23 ± 0.08)
0.256 ± 0.003 (6.50 ± 0.08)
0.306 ± 0.003 (7.77 ± 0.08)
0.0256 (0.65)
0.0087 (0.22)
0.004 (0.10)
0.024 (0.61)
0.173 ± 0.003 (4.39 ± 0.08)
0.015 × 45° (0.38)
0.252 ± 0.005 (6.40 ± 0.13)
0.005 (0.13)
0.043 ± 0.005 (1.09 ± 0.13)
VSSR-xxxx
0.193 ± 0.004 (4.90 ± 0.010)
0.341 ± 0.003 (8.66 ± 0.08)
0.341 ± 0.003 (8.66 ± 0.08)
0.025 (0.64)
0.010 (0.25)
0.006 (0.15)
0.025 (0.64)
0.154 ± 0.003 (3.91 ± 0.08)
0.015 × 45° (0.38)
0.236 ± 0.008 (5.99 ± 0.20)
0.010 (0.25)
0.064 ± 0.005 (1.63 ± 0.13)
VSOR-xxxx
0.390 ± 0.010 (9.91 ± 0.25)
NA
NA
0.050 (1.27)
0.016 (0.41)
0.008 (0.20)
0.030 (0.76)
0.152 ± 0.003 (3.86 ± 0.08)
0.015 × 45° (0.38)
0.236 ± 0.005 (5.99 ± 0.13)
0.008 (0.20)
0.064 ± 0.005 (1.63 ± 0.13)
MARKING
MODEL
VXXX
VSOR
VSSR
VTSR
PIN COUNT
(Optional)
XX
16
20
24
SCHEMATIC
XX
01, 03,
05 or 47
RESISTANCE
XXXX
1 % RESISTANCE
e.g.: 43R2
4 digits are used to express
ohmic values only less than
100
Ω.
R is used to designate
the decimal position
OR
RESISTANCE
XXX
1 %, 2 %, 5 % RESISTANCE
e.g.: 103 = 10K
The first 2 digits are significant
figures, the last digit specifies
the number of zeros to follow.
DATE CODE
XXXX
www.vishay.com
22
For technical questions, contact:
thinfilm@vishay.com
Document Number: 60003
Revision: 25-Jan-10
VTSR, VSSR, VSOR
Molded, 25 mil or 50 mil Pitch,
Dual-In-Line Resistor, Surface Mount Network
MECHANICAL SPECIFICATIONS
Resistive Element
Substrate Material
Body
Terminals
Plating
Lead Coplanarity
Marking Resistance to Solvents
Tantalum nitride
Silicon
Molded epoxy
Copper alloy
100 %
matte tin
0.0005"
Permanency testing per MIL-STD-202, method 215
Vishay Thin Film
PACKAGING INFORMATION
MODEL
LEADS
16
VTSR (TSSOP)
20
24
16
VSSR (QSOP)
20
24
VSOR (SOIC)
16
TAPE AND REEL
2500
2500
2500
2500
2500
2500
2500
TUBES
94
74
62
98
55
55
48
DERATING CURVE
100
Precent of Rated Power
80
60
40
20
0
0
70
125
150
Ambient Temperature °C
GLOBAL PART NUMBER INFORMATION
New Global Part Numbering: VTSR1601103JTF
V
V
T
S
S
O
R
R
1
1
6
6
0
0
1
5
3
3
1
1
0
4
3
7
1
J
G
T
T
F
F
GLOBAL MODEL
VTSR
VSSR
VSOR
Lead (Pb)-free (e3)
date code > 2705
PIN COUNT
20
(not VSOR)
24
(not VSOR)
SCHEMATIC
01
(bussed)
03
(isolated)
RESISTANCE
(3, 4 or 6 digits)
XXX:
≥
100R and all 1 %,
2 % and 5 %
First 2 digits are significant
figures. Last digit specifies
number of zeros to follow.
XXXX: < 100R 1 %
First 3 digits are significant
figures. Last digit specifies
number of zeros to follow.
xxx xxx
First 2 digits are significant
figures. Last digit specifies
number of zeros.
TOLERANCE
F
= 1.0 %
G
= 2.0 %
J
= 5.0 %
PACKAGING
TAPE AND REEL
TF
= Full reel 2500
UF
= Tubed
16
(not VTSR)
20
(not VSOR)
05
(terminator)
47
(terminator)
G
= 2.0 %
J
= 5.0 %
Historical Part Number example: VSSR2001102GT/R (for reference purposes only)
VSSR
MODEL
20
PIN COUNT
01
SCHEMATIC
102
RESISTANCE
G
TOLERANCE
T/R
PACKAGING
Document Number: 60003
Revision: 25-Jan-10
For technical questions, contact:
thinfilm@vishay.com
www.vishay.com
23
Legal Disclaimer Notice
Vishay
Disclaimer
All product specifications and data are subject to change without notice.
Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf
(collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein
or in any other disclosure relating to any product.
Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any
information provided herein to the maximum extent permitted by law. The product specifications do not expand or
otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed
therein, which apply to these products.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this
document or by any conduct of Vishay.
The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless
otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such
applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting
from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding
products designed for such applications.
Product names and markings noted herein may be trademarks of their respective owners.
Document Number: 91000
Revision: 18-Jul-08
www.vishay.com
1
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
