ADS5424-SP
www.ti.com
.......................................................................................................................................................................................................
SLWS194 – MAY 2008
RAD-TOLERANT CLASS V, 14 BIT, 105 MSPS,
ANALOG-TO-DIGITAL CONVERTER
1
FEATURES
14 Bit Resolution
105 MSPS Maximum Sample Rate
SNR = 70 dBc at 105 MSPS and 50 MHz IF
SFDR = 78 dBc at 105 MSPS and 50 MHz IF
2.2 V
PP
Differential Input Range
5 V Supply Operation
3.3 V CMOS Compatible Outputs
2.3 W Total Power Dissipation
2s Complement Output Format
On-Chip Input Analog Buffer, Track and Hold,
and Reference Circuit
52-Pin Ceramic Nonconductive Tie-Bar
Package (HFG)
•
•
•
•
•
•
•
•
•
Military Temperature Range ( –55°C to 125°C
T
case
)
Rad-Tolerant : 100 kRad (Si) TID
QML-V Qualified, SMD 5962-07206
•
•
•
•
•
•
•
•
•
•
•
APPLICATIONS
Single and Multichannel Digital Receivers
Base Station Infrastructure
Instrumentation
Video and Imaging
RELATED DEVICES
Clocking: CDC7005
Amplifiers: OPA695, THS4509
DESCRIPTION/ORDERING INFORMATION
The ADS5424 is a 14 bit 105 MSPS analog-to-digital converter (ADC) that operates from a 5 V supply, while
providing 3.3 V CMOS compatible digital outputs. The ADS5424 input buffer isolates the internal switching of the
on-chip track and hold (T&H) from disturbing the signal source. An internal reference generator is also provided
to further simplify the system design. The ADS5424 has outstanding low noise and linearity, over input
frequency. With only a 2.2 V
PP
input range, ADS5424 simplifies the design of multicarrier applications, where the
carriers are selected on the digital domain.
The ADS5424 is available in a 52-pin ceramic nonconductive tie-bar package (HFG). The ADS5424 is built on
state of the art Texas Instruments complementary bipolar process (BiCom3) and is specified over full military
temperature range (–55°C to 125°C T
case
)
Table 1. ORDERING INFORMATION
(1)
T
A
–55°C to 125°C T
case
(1)
(2)
PACKAGE
(2)
52/ HFG
ORDERING PART NUMBER
5962-0720601VXC
TOP-SIDE MARKING
5962-0720601VXC
ADS5424MHFG-V
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.
Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2008, Texas Instruments Incorporated
ADS5424-SP
SLWS194 – MAY 2008
.......................................................................................................................................................................................................
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
FUNCTIONAL BLOCK DIAGRAM
AV
DD
A
IN
A
IN
TH1
+
DRV
DD
A1
TH2
Σ
−
A2
TH3
+
−
Σ
A3
ADC3
ADC1
DAC1
ADC2
DAC2
VREF
Reference
5
C1
C2
CLK+
CLK−
Timing
Digital Error Correction
5
6
DMID OVR
DRY
D[13:0]
GND
ABSOLUTE MAXIMUM RATINGS
over operating temperature range (unless otherwise noted)
(1)
ADS5424
Supply voltage
Analog input to GND
Clock input to GND
CLK to CLK
Digital data output to GND
T
C
T
J
T
stg
(1)
Characterized case operating temperature range
Maximum junction temperature
Storage temperature range
AV
DD
to GND
DRV
DD
to GND
6
5
–0.3 V to AV
DD
+ 0.3
–0.3 V to AV
DD
+ 0.3
±2.5
–0.3 V to DRV
DD
+ 0.3
–55°C to 125
150
–65°C to 150
UNIT
V
V
V
V
V
°C
°C
°C
Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may
degrade device reliability. These are stress ratings only and functional operation of the device at these or any other conditions beyond
those specified is not implied.
2
Submit Documentation Feedback
Product Folder Link(s):
ADS5424-SP
Copyright © 2008, Texas Instruments Incorporated
ADS5424-SP
www.ti.com
.......................................................................................................................................................................................................
SLWS194 – MAY 2008
RECOMMENDED OPERATING CONDITIONS
MIN
SUPPLIES
AV
DD
DRV
DD
Analog supply voltage
Output driver supply voltage
Differential input range
V
CM
Input common mode voltage
Maximum output load
CLOCK INPUT
ADCLK input sample rate (sine wave)
Clock amplitude, differential sine wave
Clock duty cycle
T
C
Open case temperature range
–55
30
3
50%
125
°C
105
MSPS
V
PP
DIGITAL OUTPUT
10
pF
4.75
3
5
3.3
2.2
2.4
5.25
3.6
V
V
V
PP
V
NOM
MAX
UNIT
ANALOG INPUT
ELECTRICAL CHARACTERISTICS (Unchanged after 100 kRad)
Typical values at T
C
= 25°C, Over full temperature range is T
C,MIN
= –55°C to T
C,MAX
= 125°C, sampling rate = 105 MSPS,
50% clock duty cycle, AV
DD
= 5 V, DRV
DD
= 3.3 V, –1 dBFS differential input, and 3-V
PP
sinusoidal clock (unless otherwise
noted)
PARAMETER
Resolution
ANALOG INPUTS
Differential input range
Differential input resistance
Differential input capacitance
Analog input bandwidth
INTERNAL REFERENCE VOLTAGES
V
REF
Reference voltage
No missing codes
DNL
INL
Differential linearity error
Integral linearity error
Offset error
Offset temperature coefficient
Gain error
Gain temperature coefficient
POWER SUPPLY
I
AVDD
I
DRVDD
Analog supply current
Output buffer supply current
Power dissipation
Power-up time
V
IN
= full scale, f
IN
= 70
MHz
V
IN
= full scale, f
IN
= 70
MHz
Total power with 10-pF
load on each digital output
to ground, f
IN
= 70 MHz
F
S
= 105 MSPS
F
S
= 105 MSPS
F
S
= 105 MSPS
F
S
= 105 MSPS
355
47
1.9
20
410
55
2.3
mA
mA
W
ms
–5
f
IN
= 10 MHz
f
IN
= 10 MHz
f
IN
= 10 MHz
T
C
= 25°C and
T
C,MAX
T
C
= T
C,MIN
–0.98
–5.0
–-6.9
–1.5
0
0.0007
0.9
0.006
5
2.38
2.4
Tested
±0.5
±3.0
1.5
+5.0
+6.9
1.5
LSB
LSB
LSB
%FS
%FS/°C
%FS
%FS/°C
2.41
V
DYNAMIC ACCURACY
See
Figure 11
See
Figure 11
2.2
1
1.5
570
V
pp
kΩ
pF
MHz
TEST CONDITIONS
MIN
TYP
14
MAX
UNIT
Bits
Copyright © 2008, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s):
ADS5424-SP
3
ADS5424-SP
SLWS194 – MAY 2008
.......................................................................................................................................................................................................
www.ti.com
ELECTRICAL CHARACTERISTICS (Unchanged after 100 kRad) (continued)
Typical values at T
C
= 25°C, Over full temperature range is T
C,MIN
= –55°C to T
C,MAX
= 125°C, sampling rate = 105 MSPS,
50% clock duty cycle, AV
DD
= 5 V, DRV
DD
= 3.3 V, –1 dBFS differential input, and 3-V
PP
sinusoidal clock (unless otherwise
noted)
PARAMETER
DYNAMIC AC CHARACTERISTICS
T
C
= 25°C
f
IN
= 10 MHz
f
IN
= 30 MHz
f
IN
= 50 MHz
SNR
Signal-to-noise ratio
f
IN
= 70 MHz
f
IN
= 100 MHz
f
IN
= 170 MHz
f
IN
= 230 MHz
f
IN
= 10 MHz
T
C
= 25°C
Full Temp Range
T
C
= 25°C
f
IN
= 30 MHz
f
IN
= 50 MHz
T
C
= 25°C
f
IN
= 70 MHz
f
IN
= 100 MHz
f
IN
= 170 MHz
f
IN
= 230 MHz
T
C
= 25°C
f
IN
= 10 MHz
T
C
= T
C,MAX
T
C
= T
C,MIN
T
C
= 25°C
f
IN
= 30 MHz
SINAD
Signal-to-noise + distortion
f
IN
= 50 MHz
T
C
= 25°C
f
IN
= 70 MHz
f
IN
= 100 MHz
f
IN
= 170 MHz
f
IN
= 230 MHz
T
C
= T
C,MAX
T
C
= T
C,MIN
65.8
64.6
65.0
68.6
64.0
61.1
T
C
= T
C,MAX
T
C
= T
C,MIN
68.6
68.3
68.2
69.4
67.0
69.4
69.9
69.7
dBc
70.2
T
C
= T
C,MAX
T
C
= T
C,MIN
68.0
69.0
67.0
82.5
68.0
65.4
71.3
T
C
= T
C,MAX
T
C
= T
C,MIN
SFDR
Spurious free dynamic range
72.0
71.0
77.0
69.0
75.0
78.1
82.6
dBc
80.6
T
C
= 25°C
T
C
= T
C,MAX
T
C
= T
C,MIN
68.2
67.0
68.0
68.9
66.3
64.0
81.6
T
C
= T
C,MAX
T
C
= T
C,MIN
Full Temp Range
70.5
71.0
70.5
70.0
71.5
70.9
70.1
dBc
72.4
TEST CONDITIONS
MIN
TYP
MAX
UNIT
4
Submit Documentation Feedback
Product Folder Link(s):
ADS5424-SP
Copyright © 2008, Texas Instruments Incorporated
ADS5424-SP
www.ti.com
.......................................................................................................................................................................................................
SLWS194 – MAY 2008
ELECTRICAL CHARACTERISTICS (Unchanged after 100 kRad) (continued)
Typical values at T
C
= 25°C, Over full temperature range is T
C,MIN
= –55°C to T
C,MAX
= 125°C, sampling rate = 105 MSPS,
50% clock duty cycle, AV
DD
= 5 V, DRV
DD
= 3.3 V, –1 dBFS differential input, and 3-V
PP
sinusoidal clock (unless otherwise
noted)
PARAMETER
f
IN
= 10 MHz
TEST CONDITIONS
T
C
= 25°C
Full Temp Range
T
C
= 25°C
f
IN
= 30 MHz
f
IN
= 50 MHz
T
C
= 25°C
f
IN
= 70 MHz
f
IN
= 100 MHz
f
IN
= 170 MHz
f
IN
= 230 MHz
f
IN
= 10 MHz
T
C
= 25°C
Full Temp Range
T
C
= 25°C
f
IN
= 30 MHz
f
IN
= 50 MHz
T
C
= 25°C
f
IN
= 70 MHz
f
IN
= 100 MHz
f
IN
= 170 MHz
f
IN
= 230 MHz
f
IN
= 10 MHz
f
IN
= 30 MHz
f
IN
= 50 MHz
Worst other harmonic/spur (other than
HD2 and HD3)
f
IN
= 70 MHz
f
IN
= 100 MHz
f
IN
= 170 MHz
f
IN
= 230 MHz
T
C
= 25°C
T
C
= T
C,MAX
T
C
= T
C,MIN
74.0
72.0
74.0
82.5
79.8
78.0
Full Temp Range
T
C
= 25°C
T
C
= T
C,MAX
T
C
= T
C,MIN
75.0
80.0
74.0
80.0
87.0
83.0
dBc
T
C
= T
C,MAX
T
C
= T
C,MIN
68.0
69.0
67.0
83.3
68.0
65.4
85.5
83.8
T
C
= T
C,MAX
T
C
= T
C,MIN
HD3
Third harmonic
72.0
71.0
77.0
69.0
75.0
78.1
82.6
dBc
81.3
T
C
= T
C,MAX
T
C
= T
C,MIN
68.0
69.0
67.0
86.1
93.0
71.0
81.6
T
C
= T
C,MAX
T
C
= T
C,MIN
HD2
Second harmonic
MIN
72.0
71.0
77.0
69.0
75.0
86.5
85.0
dBc
80.6
TYP
81.8
MAX
UNIT
Copyright © 2008, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s):
ADS5424-SP
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
