电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

5962R9663701VXC

产品描述4000/14000/40000 SERIES, HEX 1-INPUT NON-INVERT GATE, CDFP16, CERAMIC, DFP-16
产品类别逻辑    逻辑   
文件大小113KB,共8页
制造商Renesas(瑞萨电子)
官网地址https://www.renesas.com/
下载文档 详细参数 选型对比 全文预览

5962R9663701VXC概述

4000/14000/40000 SERIES, HEX 1-INPUT NON-INVERT GATE, CDFP16, CERAMIC, DFP-16

5962R9663701VXC规格参数

参数名称属性值
零件包装代码DFP
包装说明DFP, FL16,.3
针数16
Reach Compliance Codeunknown
其他特性RADIATION HARDENED; WITH EXTENDED INPUT VOLTAGE; IOL = 2.4MA @ VOL = 0.4V; IOH = 1.55MA @ VOH = 2.5V
系列4000/14000/40000
JESD-30 代码R-CDFP-F16
JESD-609代码e4
负载电容(CL)50 pF
逻辑集成电路类型BUFFER
最大I(ol)0.004 A
功能数量6
输入次数1
端子数量16
最高工作温度125 °C
最低工作温度-55 °C
封装主体材料CERAMIC, METAL-SEALED COFIRED
封装代码DFP
封装等效代码FL16,.3
封装形状RECTANGULAR
封装形式FLATPACK
电源5/15 V
Prop。Delay @ Nom-Sup189 ns
传播延迟(tpd)189 ns
认证状态Not Qualified
施密特触发器NO
筛选级别MIL-PRF-38535 Class V
座面最大高度2.92 mm
最大供电电压 (Vsup)18 V
最小供电电压 (Vsup)3 V
标称供电电压 (Vsup)5 V
表面贴装YES
技术CMOS
温度等级MILITARY
端子面层GOLD
端子形式FLAT
端子节距1.27 mm
端子位置DUAL
总剂量100k Rad(Si) V
宽度6.73 mm
Base Number Matches1

文档预览

下载PDF文档
CD4050BMS
TM
Data Sheet
December 1992
FN3193
CMOS Hex Buffer/Converter
The CD4050BMS is an non-inverting hex buffer and features
logic level conversion using only one supply voltage (VCC).
The input signal high level (VIH) can exceed the VCC supply
voltage when this device is used for logic level conversions.
This device is intended for use as CMOS to DTL/TTL
converters and can drive directly two DTL/TTL loads. (VCC
= 5V, VOL
0.4V, and IOL
3.3mA.
The CD4050BMS is designated as replacement for
CD4010B. Because the CD4050BMS requires only one
power supply, it is preferred over the CD4010B and should
be used in place of the CD4010B in all inverter, current
driver, or logic level conversion applications. In these appli-
cations the CD4050BMS is pin compatible with the
CD4010B, and can be substituted for this device in existing
as well as in new designs. Terminal No. 16 is not connected
internally on the CD4050BMS, therefore, connection to this
terminal is of no consequence to circuit operation. For appli-
cations not requiring high sink current or voltage conversion,
the CD4069UB Hex Inverter is recommended.
The CD4050BMS is supplied in these 16 lead outline pack-
ages:
Braze Seal DIP
Frit Seal DIP
Ceramic Flatpack
H4T
H1E
H3X
Features
• High Voltage Type (20V Rating)
• Non-Inverting Type
• High Sink Current for Driving 2 TTL Loads
• High-to-Low Level Logic Conversion
• 100% Tested for Quiescent Current at 20V
• Maximum Input Current of 1µA at 18V Over Full Pack-
age Temperature Range; 100nA at 18V and +25
o
C
• 5V, 10V and 15V Parametric Ratings
Applications
• CMOS to DTL/TTL Hex Converter
• CMOS Current “Sink” or “Source” Driver
• CMOS High-to-Low Logic Level Converter
Pinout
CD4050BMS
TOP VIEW
VCC
G=A
A
H=B
B
I=C
C
VSS
1
2
3
4
5
6
7
8
16 NC
15 L = F
14 F
13 NC
12 K = E
11 E
10 J = D
9 D
Functional Diagram
A
3
2
G=A
Schematic Diagram
VCC
B
5
4
H=B
P
P
OUT
N
J=D
N
C
7
6
I=C
R
IN
D
VCC
VSS
NC = 13
NC = 16
1
8
E
9
10
11
12
K=E
VSS
F
14
15
FIGURE 1. SCHEMATIC DIAGRAM, 1 OF 6 IDENTICAL UNITS
L=F
4-1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil (and design) is a trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2002. All Rights Reserved

5962R9663701VXC相似产品对比

5962R9663701VXC 5962R9663701VEC CD4050BKMSR
描述 4000/14000/40000 SERIES, HEX 1-INPUT NON-INVERT GATE, CDFP16, CERAMIC, DFP-16 4000/14000/40000 SERIES, HEX 1-INPUT NON-INVERT GATE, CDIP16, CERAMIC, DIP-16 4000/14000/40000 SERIES, HEX 1-INPUT NON-INVERT GATE, CDFP14, CERAMIC, DFP-14
零件包装代码 DFP DIP DFP
包装说明 DFP, FL16,.3 DIP, DIP16,.3 DFP, FL16,.3
针数 16 16 14
Reach Compliance Code unknown unknow not_compliant
系列 4000/14000/40000 4000/14000/40000 4000/14000/40000
JESD-30 代码 R-CDFP-F16 R-CDIP-T16 R-CDFP-F14
JESD-609代码 e4 e4 e0
负载电容(CL) 50 pF 50 pF 50 pF
逻辑集成电路类型 BUFFER BUFFER BUFFER
最大I(ol) 0.004 A 0.004 A 0.00036 A
功能数量 6 6 6
输入次数 1 1 1
端子数量 16 16 14
最高工作温度 125 °C 125 °C 125 °C
最低工作温度 -55 °C -55 °C -55 °C
封装主体材料 CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
封装代码 DFP DIP DFP
封装等效代码 FL16,.3 DIP16,.3 FL16,.3
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 FLATPACK IN-LINE FLATPACK
电源 5/15 V 5/15 V 5/15 V
传播延迟(tpd) 189 ns 189 ns 189 ns
认证状态 Not Qualified Not Qualified Not Qualified
施密特触发器 NO NO NO
筛选级别 MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class V
座面最大高度 2.92 mm 5.08 mm 2.92 mm
标称供电电压 (Vsup) 5 V 5 V 5 V
表面贴装 YES NO YES
技术 CMOS CMOS CMOS
温度等级 MILITARY MILITARY MILITARY
端子面层 GOLD GOLD Tin/Lead (Sn/Pb)
端子形式 FLAT THROUGH-HOLE FLAT
端子节距 1.27 mm 2.54 mm 1.27 mm
端子位置 DUAL DUAL DUAL
总剂量 100k Rad(Si) V 100k Rad(Si) V 100k Rad(Si) V
宽度 6.73 mm 7.62 mm 6.73 mm
Base Number Matches 1 1 1
其他特性 RADIATION HARDENED; WITH EXTENDED INPUT VOLTAGE; IOL = 2.4MA @ VOL = 0.4V; IOH = 1.55MA @ VOH = 2.5V RADIATION HARDENED; WITH EXTENDED INPUT VOLTAGE; IOL = 2.4MA @ VOL = 0.4V; IOH = 1.55MA @ VOH = 2.5V -
Prop。Delay @ Nom-Sup 189 ns - 189 ns
最大供电电压 (Vsup) 18 V 18 V -
最小供电电压 (Vsup) 3 V 3 V -

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 369  463  1950  2655  633  9  52  50  7  44 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved