D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
GTLP6C816 GTLP/TTL 1:6 Clock Driver
June 1998
Revised December 2000
GTLP6C816
GTLP/TTL 1:6 Clock Driver
General Description
The GTLP6C816 is a clock driver that provides TTL to
GTLP signal level translation (and vice versa). The device
provides a high speed interface between cards operating at
TTL logic levels and a backplane operating at GTLP logic
levels. High speed backplane operation is a direct result of
GTLP’s reduced output swing (
<
1V), reduced input thresh-
old levels and output edge rate control. The edge rate con-
trol minimizes bus settling time. GTLP is a Fairchild
Semiconductor derivative of the Gunning Transceiver logic
(GTL) JEDEC standard JESD8-3.
Fairchild’s GTLP has internal edge-rate control and is pro-
cess, voltage, and temperature (PVT) compensated. Its
function is similar to BTL and GTL but with different output
levels and receiver threshold. GTLP output LOW level is
typically less than 0.5V, the output level HIGH is 1.5V and
the receiver threshold is 1.0V.
Features
s
Interface between LVTTL and GTLP logic levels
s
Designed with edge rate control circuitry to reduce out-
put noise on the GTLP port
s
V
REF
pin provides external supply reference voltage for
receiver threshold adjustibility
s
Special PVT compensation circuitry to provide consis-
tent performance over variations of precess, supply volt-
age and temperature
s
TTL compatible driver and control inputs
s
Designed using Fairchild advanced CMOS technology
s
Bushold data inputs on A port to eliminate the need for
external pull-up resistors for unused inputs
s
Power up/down and power off high impedance for live
insertion
s
5V over voltage tolerance on LVTTL ports
s
Open drain on GTLP to support wired-or connection
s
A Port source/sink
−
24mA/
+
24mA
s
B Port sink
+
50mA
s
1:6 fanout clock driver for TTL port
s
1:2 fanout clock driver for GTLP port
Ordering Code:
Order Number
GTLP6C816MTC
Package Number
MTC24
Package Description
24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Device also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Pin Descriptions
Pin Names
Description
TTLIN, GTLPIN Clock Inputs (TTL and GTLP respectively)
OEB
OEA
V
CCT
.GNDT
V
CC
GNDG
V
REF
OA0–OA5
OB0–OB1
Output Enable (Active LOW)
GTLP Port (TTL Levels)
Output Enable (Active LOW)
TTL Port (TTL Levels)
TTL Output Supplies (5V)
Internal Circuitry V
CC
(5V)
OBn GTLP Output Grounds
Voltage Reference Input
TTL Buffered Clock Outputs
GTLP Buffered Clock Outputs
Connection Diagram
© 2000 Fairchild Semiconductor Corporation
DS500129
www.fairchildsemi.com
GTLP6C816
Functional Description
The GTLP6C816 is a clock driver providing TTL-to-GTLP clock translation, and GTLP-to-TTL clock translation in the same
package. The TTL-to-GTLP direction is a 1:2 clock driver path with a single Enable pin (OEB). For the GTLP-to-TTL direc-
tion the clock receiver path is a 1:6 buffer with a single Enable control (OEA). Data polarity is inverting for both directions.
Truth Tables
Inputs
TTLIN
H
L
X
Inputs
GTLPIN
H
L
X
OEA
L
L
H
OEB
L
L
H
Outputs
OBn
L
H
High Z
Outputs
OAn
L
H
High Z
Logic Diagram
www.fairchildsemi.com
2
GTLP6C816
Absolute Maximum Ratings
(Note 1)
Supply Voltage (V
CC
)
DC Input Voltage (V
I
)
DC Output Voltage (V
O
)
Outputs 3-STATE
Outputs Active (Note 2)
DC Output Sink Current into
OA Port I
OL
DC Output Source Current
from OA Port I
OH
DC Output Sink Current into
OB Port in the LOW State I
OL
DC Input Diode Current (I
IK
)
V
I
<
0V
DC Output Diode Current (I
OK
)
V
O
<
0V
V
O
>
V
CC
ESD Rating
Storage Temperature (T
STG
)
80 mA
48 mA
−
0.5V to
+
7.0V
−
0.5V to
+
7.0V
−
0.5V to
+
7.0V
−
0.5V to
+
7.0V
Recommended Operating
Conditions
(Note 3)
Supply Voltage V
CC
Bus Termination Voltage (V
TT
)
GTLP
V
REF
Input Voltage (V
I
) on INA Port
and Control Pins
HIGH Level Output Current (I
OH
)
OA Port
LOW Level Output Current (I
OL
)
OA Port
OB Port
Operating Temperature (T
A
)
0.0V to 5.5V
1.47V to 1.53V
0.98V to 1.02V
4.75V to 5.25V
−
48 mA
−
24 mA
+
24 mA
+
34 mA
−
40
°
C to
+
85
°
C
−
50 mA
−
50 mA
+
50 mA
>
2000V
−
65
°
C to
+
150
°
C
Note 1:
Absolute Maximum continuous ratings are those values beyond
which damage to the device may occur. Exposure to these conditions or
conditions beyond those indicated may adversely affect device reliability.
Functional operation under absolute maximum rated conditions is not
implied.
Note 2:
I
o
Absolute Maximum Rating must be observed.
Note 3:
Unused input must be held HIGH or LOW.
DC Electrical Characteristics
Over Recommended Operating Free-Air Temperature Range, V
REF
=
1.0V (unless otherwise noted).
Symbol
V
IH
V
IL
V
REF
(Note 5)
V
TT
(Note 5)
V
IK
V
OH
OAn Port
GTLPIN
Others
GTLPIN
Others
GTLP
GTL
GTLP
GTL
V
CC
=
4.75V
V
CC
=
4.75V
I
I
= −18
mA
I
OH
= −100 µA
I
OH
= −18
mA
I
OH
= −24
mA
V
OL
OAn Port
V
CC
=
4.75V
I
OL
=
100
µA
I
OL
=
18 mA
I
OL
=
24 mA
V
OL
I
I
OBn Port
TTLIN/
Control Pins
GTLPIN
I
OFF
I
OZH
I
OZL
I
CC
TTLIN
OAn Port
OBn Port
OAn Port
OAn or
OBn Ports
V
I
=
V
CC
or GND
∆I
CC
TTLIN
V
CC
=
5.25V
V
CC
=
5.25V
V
CC
=
5.25V
V
CC
=
5.25V
V
CC
=
0
V
CC
=
5.25V
V
CC
=
4.75V
V
CC
=
5.25V
I
OL
=
100
µA
I
OL
=
34 mA
V
I
=
5.25V
V
I
=
0V
V
I
=
V
TT
V
I
=
0
V
I
or V
O
=
0V to
5.25V
V
O
=
5.25V
V
O
=
1.5V
V
O
=
0
Outputs HIGH
Outputs LOW
Outputs Disabled
V
I
=
V
CC
−2.1
7
7
7
V
CC
−0.2
2.4
2.2
0.2
0.4
0.5
0.2
0.65
5
−5
5
−5
100
5
5
−5
18
20
20
6
mA
mA
V
µA
µA
µA
µA
µA
V
V
1.0
0.8
1.5
1.2
−1.2
Test Conditions
Min
V
REF
+0.05
2.0
0.0
V
REF
−0.05
0.8
Typ
(Note 4)
V
TT
Max
Units
V
V
V
V
V
3
www.fairchildsemi.com
GTLP6C816
DC Electrical Characteristics
Symbol
C
IN
C
OUT
Control Pins/GTLPIN/
TTLIN
OAn Port
OBn Port
Note 4:
All typical values are at V
CC
=
5.0V and T
A
=
25°C.
(Continued)
Min
Typ
(Note 4)
3.7
7
7
Max
Test Conditions
V
I
=
V
CC
or 0
V
I
=
V
CC
or 0
V
I
=
V
CC
or 0
Units
pF
pF
Note 5:
GTLP V
REF
and V
TT
are specified to 2% tolerance since signal integrity and noise margin can be significantly degraded if these supplies are noisy.
In addition, V
TT
and R
TERM
can be adjusted to accommodate backplane impedances other than 50Ω, within the boundaries of not exceeding the DC Abso-
lute I
OL
ratings. Similarly V
REF
can be adjusted to compensate for changes in V
TT
.
AC Electrical Characteristics
Over recommended range of supply voltage and operating free air temperature. V
REF
=
1.0V (unless otherwise noted).
C
L
=
30 pF for OBn Port and C
L
=
50 pF for OAn Port.
From
Symbol
(Input)
t
PLH
t
PHL
t
PLH
t
PHL
t
RISE
t
FALL
t
RISE
t
FALL
t
PZH
, t
PZL
t
PLZ
, t
PHZ
t
PLH
t
PHL
t
OSHL
, t
OSLH
(Note 7)
Common Edge Skew
GTLPIN
OAn
Transition Time, OB Outputs (20% to 80%)
Transition Time, OB outputs (20% to 80%)
Transition Time, OA outputs (10% to 90%)
Transition Time, OA outputs (10% to 90%)
OEA
OAn
0.5
0.5
1.5
1.5
OEB
OBn
TTLIN
(Output)
OBn
1.5
1.5
1.5
1.5
(Note 6)
3.8
2.8
6.4
3.2
2.3
2.3
2.0
2.0
3.6
3.8
4.4
4.0
0.2
6.5
ns
6.5
6.5
ns
6.0
1.0
ns
6.0
ns
5.0
10.5
ns
6.0
ns
ns
ns
ns
To
Min
Typ
Max
Units
Note 6:
All typical values are at V
CC
=
5.0V and T
A
=
25°C.
Note 7:
Skew specs are given for specific worst case V
CC
Temp. Skew values between the OBn outputs could vary on the backplane due to loading and
impedance seen by the device.
www.fairchildsemi.com
4
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
