Am29PDL128G
Data Sheet
(Retired Product)
Am29PDL128G Cover Sheet
This product has been retired and is not recommended for designs. For new and current designs please contact your
Spansion representative for alternates. Availability of this document is retained for reference and historical purposes only.
The following document contains information on Spansion memory products.
Continuity of Specifications
There is no change to this data sheet as a result of offering the device as a Spansion product. Any changes that have been
made are the result of normal data sheet improvement and are noted in the document revision summary.
For More Information
Please contact your local sales office for additional information about Spansion memory solutions.
Publication Number
85
Revision
B
Amendment
5
Issue Date
March 17, 2009
D a t a
S h e e t
( R e t i r e d
P r o d u c t )
This page left intentionally blank.
2
Am29PDL128G
85_B5 March 17, 2009
Am29PDL128G
128 Megabit (8 M x 16-Bit/4 M x 32-Bit) CMOS 3.0 Volt-only, Simultaneous
Read/ Write Flash Memory with VersatileIO
TM
Control
This product has been retired and is not recommended for designs. For new and current designs please contact your Spansion
representative for alternates. Availability of this document is retained for reference and historical purposes only.
DISTINCTIVE CHARACTERISTICS
ARCHITECTURAL ADVANTAGES
128Mbit Page Mode device
— Word (16-bit) or double word (32-bit) mode selectable via
WORD# input
— Page size of 8 words/4 double words: Fast page read access
from random locations within the page
SOFTWARE FEATURES
Software command-set compatible with JEDEC 42.4
standard
— Backward compatible with Am29F and Am29LV families
CFI (Common Flash Interface) complaint
— Provides device-specific information to the system, allowing
host software to easily reconfigure for different Flash devices
Single power supply operation
— Full Voltage range: 2.7 to 3.6 volt read, erase, and program
operations for battery-powered applications
Erase Suspend / Erase Resume
— Suspends an erase operation to allow read or program
operations in other sectors of same bank
Simultaneous Read/Write Operation
— Data can be continuously read from one bank while
executing erase/program functions in another bank
— Zero latency switching from write to read operations
Unlock Bypass Program command
— Reduces overall programming time when issuing multiple
program command sequences
FlexBank Architecture
— 4 separate banks, with up to two simultaneous operations
per device
— Organized as two 16 Mbit banks (Bank 1 & 4) and two 48
Mbit banks (Bank 2 & 3)
HARDWARE FEATURES
Ready/Busy# pin (RY/BY#)
— Provides a hardware method of detecting program or erase
cycle completion
VersatileI/O
TM
(V
IO
) Control
— Output voltage generated and input voltages tolerated on the
device is determined by the voltage on the V
IO
pin
Hardware reset pin (RESET#)
— Hardware method to reset the device to reading array data
SecSi (Secured Silicon) Sector region
— 128 words (64 double words) accessible through a
command sequence
WP# (Write Protect) input
— At V
IL
, protects the two top and two bottom sectors,
regardless of sector protect/unprotect status
— At V
IH
, allows removal of sector protection
— An internal pull up to Vcc is provided
Both top and bottom boot blocks in one device
Manufactured on 0.17 µm process technology
20-year data retention at 125°C
Minimum 1 million erase cycle guarantee per sector
Persistent Sector Protection
— A command sector protection method to lock combinations
of individual sectors and sector groups to prevent program or
erase operations within that sector
— Sectors can be locked and unlocked in-system at V
CC
level
PERFORMANCE CHARACTERISTICS
High Performance
— Page access times as fast as 25 ns
— Random access times as fast as 70 ns
Password Sector Protection
— A sophisticated sector protection method to lock
combinations of individual sectors and sector groups to
prevent program or erase operations within that sector using
a user-defined 64-bit password
Power consumption (typical values at 10 MHz)
— 38 mA active read current
— 17 mA program/erase current
— 1.5 µA typical standby mode current
ACC (Acceleration) input provides faster programming
times in a factory setting
Package options
— 80-ball Fortified BGA
This Data Sheet states AMD’s current specifications regarding the Products described herein. This Data Sheet may
be revised by subsequent versions or modifications due to changes in technical specifications.
Publication#
25685
Rev:
B
Amendment/5
Issue Date:
March 17, 2009
Refer to AMD’s Website (www.amd.com) for the latest information.
P R E L I M I N A R Y
GENERAL DESCRIPTION
The Am29PDL128G is a 128 Mbit, 3.0 volt-only Page Mode
and Simultaneous Read/Write Flash memory device orga-
nized as 8 Mwords or 4 M double words (One word is equal
to two bytes). The device is offered in an 80-ball Fortified
BGA package. The word-wide data (x16) appears on
DQ15-DQ0; the double word mode data (x32) appears on
DQ31-DQ0. This device can be programmed in-system or in
standard EPROM programmers. A 12.0 V V
PP
is not required
for write or erase operations.
The device offers fast page access times of 25 and 30 ns,
with corresponding random access times of 70 and 80 ns,
respectively, allowing high speed microprocessors to oper-
ate without wait states. To eliminate bus contention the de-
vice has separate chip enable (CE#), write enable (WE#)
and output enable (OE#) controls.
Standard Flash Memory Features
The device requires a
single 3.0 volt power supply
(2.7 V
to 3.6 V) for both read and write functions. Internally gener-
ated and regulated voltages are provided for the program
and erase operations.
The device is entirely command set compatible with the
JEDEC 42.4 single-power-supply Flash standard.
Com-
mands are written to the command register using standard
microprocessor write timing. Register contents serve as in-
puts to an internal state-machine that controls the erase and
programming circuitry. Write cycles also internally latch ad-
dresses and data needed for the programming and erase
operations. Reading data out of the device is similar to read-
ing from other Flash or EPROM devices.
Device programming occurs by executing the program com-
mand sequence. The Unlock Bypass mode facilitates faster
programming times by requiring only two write cycles to pro-
gram data instead of four. Device erasure occurs by execut-
ing the erase command sequence.
The host system can detect whether a program or erase op-
eration is complete by reading the DQ7 (Data# Polling) and
DQ6 (toggle)
status bits.
After a program or erase cycle has
been completed, the device is ready to read array data or ac-
cept another command.
The sector erase architecture allows memory sectors to be
erased and reprogrammed without affecting the data con-
tents of other sectors. The device is fully erased when
shipped from the factory.
Hardware data protection
measures include a low V
CC
de-
tector that automatically inhibits write operations during
power transitions. The hardware sector protection feature
disables both program and erase operations in any combina-
tion of sectors of memory. This can be achieved in-system or
via programming equipment.
The Erase Suspend/Erase Resume
feature enables the
user to put erase on hold for any period of time to read data
from, or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved. If a
read is needed from the SecSi Sector area (One Time Pro-
gram area) after an erase suspend, then the user must use
the proper command sequence to enter and exit this region.
The device offers two power-saving features. When ad-
dresses have been stable for a specified amount of time, the
device enters the
automatic sleep mode.
The system can
also place the device into the standby mode. Power con-
sumption is greatly reduced in both these modes.
AMD’s Flash technology combined years of Flash memory
manufacturing experience to produce the highest levels of
quality, reliability and cost effectiveness. The device electri-
cally erases all bits within a sector simultaneously via
Fowler-Nordheim tunneling. The data is programmed using
hot electron injection.
Simultaneous Read/Write Operation with
Zero Latency
The Simultaneous Read/Write architecture provides
simul-
taneous operation
by dividing the memory space into 4
banks, which can be considered to be four separate memory
arrays as far as certain operations are concerned. The de-
vice can improve overall system performance by allowing a
host system to program or erase in one bank, then immedi-
ately and simultaneously read from another bank with zero
latency (with 2 simultaneous operations operating at any one
time). This releases the system from waiting for the comple-
tion of a program or erase operation, greatly improving sys-
tem performance.
The device can be organized in both top and bottom sector
configurations (see
Table 1).
Bank/Sector Sizes
Number of
Sectors
8
31
96
96
8
31
Sector Size
(Word/Dbl.
Word)
4/2
32/16
32/16
32/16
4/2
32/16
Bank
1
2
3
4
Bank Size
16 Mbit
48 Mbit
48 Mbit
16 Mbit
Page Mode Features
The device is AC timing, input/output, and package
compat-
ible with 8 Mbit x16 page mode mask ROM.
The page size
is 8 words or 4 double words.
After initial page access is accomplished, the page mode op-
eration provides fast read access speed of random locations
within that page.
March 17, 2009
Am29PDL128G
3
P R E L I M I N A R Y
TABLE OF CONTENTS
Continuity of Specifications ...................................................... 1
Continuity of Ordering Part Numbers ....................................... 1
For More Information ................................................................ 1
Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 6
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Simultaneous Read/Write Block Diagram . . . . . . 7
Connection Diagrams . . . . . . . . . . . . . . . . . . . . . . 8
Pin Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Ordering Information . . . . . . . . . . . . . . . . . . . . . . 10
Device Bus Operations . . . . . . . . . . . . . . . . . . . . 11
Table 1. Am29PDL128G Device Bus Operations ...........................11
Logical Inhibit .......................................................................... 31
Power-Up Write Inhibit ............................................................ 31
Common Flash Memory Interface (CFI) . . . . . . . 31
Table 10. CFI Query Identification String ............................ 31
Table 11. System Interface String................................................... 32
Word/Double Word Configuration........................................... 11
Requirements for Reading Array Data ................................... 11
Random Read (Non-Page Read) ........................................... 11
Page Mode Read .................................................................... 12
Table 2. Page Select, Double Word Mode ......................................12
Table 3. Page Select, Word Mode ..................................................12
Table 12. Device Geometry Definition................................. 33
Table 13. Primary Vendor-Specific Extended Query........... 34
Command Definitions. . . . . . . . . . . . . . . . . . . . . . 35
Reading Array Data ................................................................ 35
Reset Command ..................................................................... 35
Autoselect Command Sequence ............................................ 35
Enter SecSi Sector/Exit SecSi Sector
Command Sequence .............................................................. 35
Double Word/Word Program Command Sequence ................ 36
Unlock Bypass Command Sequence ..................................... 36
Figure 4. Program Operation ......................................................... 37
Chip Erase Command Sequence ........................................... 37
Sector Erase Command Sequence ........................................ 37
Figure 5. Erase Operation.............................................................. 38
Simultaneous Operation ......................................................... 12
Table 4. Bank Select .......................................................................12
Writing Commands/Command Sequences ............................ 12
Accelerated Program Operation ............................................. 13
Autoselect Functions .............................................................. 13
Standby Mode ........................................................................ 13
Automatic Sleep Mode ........................................................... 13
RESET#: Hardware Reset Pin ............................................... 13
Output Disable Mode .............................................................. 13
Table 5. Sector Address Table ........................................................14
Table 6. SecSi™ Sector Addresses................................................21
Autoselect Mode..................................................................... 21
Table 7. Autoselect Codes (High Voltage Method) ........................21
Table 8. Sector Block Addresses for Protection/Unprotection ........22
Sector Protection . . . . . . . . . . . . . . . . . . . . . . . . . 24
Persistent Sector Protection ................................................... 25
Persistent Protection Bit (PPB) ............................................... 25
Persistent Protection Bit Lock (PPB Lock) ............................. 25
Dynamic Protection Bit (DYB) ................................................ 25
Table 9. Sector Protection Schemes ...............................................26
Erase Suspend/Erase Resume Commands ........................... 38
Password Program Command ................................................ 38
Password Verify Command .................................................... 39
Password Protection Mode Locking Bit Program Command .. 39
Persistent Sector Protection Mode Locking Bit Program
Command ............................................................................... 39
SecSi Sector Protection Bit Program Command .................... 39
PPB Lock Bit Set Command ................................................... 39
DYB Write Command ............................................................. 40
Password Unlock Command .................................................. 40
PPB Program Command ........................................................ 40
All PPB Erase Command ........................................................ 40
DYB Write Command ............................................................. 40
PPB Lock Bit Set Command ................................................... 41
PPB Lock Bit Status Command .............................................. 41
Sector Protection Status Command ....................................... 41
Command Definitions Tables.................................................. 42
Table 14. Memory Array Command Definitions (x32 Mode) .......... 42
Table 15. Sector Protection Command Definitions (x32 Mode) ..... 43
Table 16. Memory Array Command Definitions (x16 Mode) .......... 44
Table 17. Sector Protection Command Definitions (x16 Mode) ..... 45
Persistent Sector Protection Mode Locking Bit ...................... 26
Password Protection Mode ..................................................... 26
Password and Password Mode Locking Bit ........................... 26
64-bit Password ...................................................................... 27
Write Protect (WP#) ................................................................ 27
Persistent Protection Bit Lock ................................................. 27
High Voltage Sector Protection .............................................. 27
Figure 1. In-System Sector Protection/Sector Unprotection Algorithms
28
Write Operation Status . . . . . . . . . . . . . . . . . . . . . 46
DQ7: Data# Polling ................................................................. 46
Figure 6. Data# Polling Algorithm .................................................. 46
RY/BY#: Ready/Busy#............................................................ 47
DQ6: Toggle Bit I .................................................................... 47
Figure 7. Toggle Bit Algorithm........................................................ 47
Temporary Sector Unprotect .................................................. 29
Figure 2. Temporary Sector Unprotect Operation........................... 29
SecSi™ (Secured Silicon) Sector
Flash Memory Region ............................................................ 29
SecSi Sector Protection Bit .................................................... 30
Utilizing Password and SecSi Sector Concurrently ................ 30
Figure 3. SecSi Sector Protect Verify.............................................. 30
DQ2: Toggle Bit II ................................................................... 48
Reading Toggle Bits DQ6/DQ2 ............................................... 48
DQ5: Exceeded Timing Limits ................................................ 48
DQ3: Sector Erase Timer ....................................................... 48
Table 18. Write Operation Status ................................................... 49
Absolute Maximum Ratings. . . . . . . . . . . . . . . . . 50
Figure 8. Maximum Negative Overshoot Waveform ...................... 50
Figure 9. Maximum Positive Overshoot Waveform........................ 50
Hardware Data Protection ...................................................... 30
Low VCC Write Inhibit ............................................................ 31
Write Pulse “Glitch” Protection ............................................... 31
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 51
Test Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Figure 10. Test Setup.................................................................... 52
4
Am29PDL128G
March 17, 2009
ARM技术
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
