TM
T
UCT
ROD RODUC
P
P
ETE
SOL STITUTE
OB
SUB -5043
Data Sheet
IBLE
March 2000
HI
S
POS
IH5043
File Number
3130.3
Dual SPDT CMOS Analog Switch
[ /Title
(IH504
3)
/Sub-
ject
(Dual
SPDT
CMOS
Ana-
log
Switch
)
/Autho
r ()
/Key-
words
(Inter-
sil
Corpo-
ration,
semi-
con-
ductor,
Dual
SPDT
CMOS
Ana-
log
Switch
)
/Cre-
ator ()
/DOCI
NFO
pdf-
mark
[
The IH5043 analog switch uses an improved, high voltage
CMOS monolithic technology. These devices provide ease
of use and performance advantages not previously
available from solid state switches.
Key performance advantage is TTL compatibility and ultra
low power operation. The quiescent current requirement is
less than 1mA. Also, the IH5043 guarantees Break-Before-
Make switching, accomplished by extending the t
ON
time
(300ns Typ), so that it exceeds t
OFF
time (200ns Typ). This
insures that an ON channel will be turned OFF before an
OFF channel can turn ON. The need for external logic
required to avoid channel to channel shorting during
switching is eliminated.
Features
• See HI504X for Other Functions
• Dual SPDT
• Switches Greater than 20V
P-P
Signals with
±15V
Supplies
• Quiescent Current Less than 1mA
• Break-Before-Make Switching t
OFF
200ns, t
ON
300ns (Typ)
• TTL, DTL, CMOS, PMOS Compatible
Pinout
IH5043
(PDIP, SOIC)
TOP VIEW
D
1
NC
1
2
3
4
5
6
7
8
16 S
1
15 IN
1
14 V-
13 GND
12 V
L
11 V+
10 IN
2
9
S
2
Part Number Information
PART NUMBER
IH5043CPE
IH5043CY
TEMP.
RANGE (
o
C)
0 to 70
0 to 70
PACKAGE
16 Ld PDIP
16 Ld SOIC
PKG.
NO.
E16.3
M16.15
D
3
S
3
S
4
D
4
NC
D
2
Schematic Diagram
FUNCTIONAL DRIVER, TYPICAL DRIVER, GATE (
1
/
2
AS SHOWN)
V+
Functional Diagram
V
L
Q
3
5K
Q
4
Q
1
2K
GND
IN
V
L
Q
2
S
3
400Ω
1K
10K
Q
6
Q
5
400Ω
Q
7
Q
8
Q
11
D
3
IN
2
S
2
S
4
Q
9
S
3
S
1
FLOATS
Q
10
D
1
IN
1
15
10
4
3
D
3
S
1
16
12
V+
11
1
D
1
9
8
FLOATS
Q
12
D
2
D
4
5
13
GND
V-
14
6
SWITCH STATES SHOWN ARE FOR LOGIC “1” INPUT
TRUTH TABLE
LOGIC
V-
SWITCH 1, 2
Off
On
SWITCH 3, 4
On
Off
0
1
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil and Design is a trademark of Intersil Corporation.
|
Copyright
©
Intersil Corporation 2000
IH5043
Absolute Maximum Ratings
V+ to V- . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . <36V
V+ to V
D
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . <30V
V
D
to V- . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . <30V
V
D
to V
S
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .<±22V
V
L
to V- . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . <33V
V
L
to V
IN
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . <30V
V
L
to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . <20V
V
IN
to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . <20V
Continuous Current (S-D) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30mA
Peak Current S-D (Pulsed 1ms, 10% Duty Cycle Max) . . . . . . 70mA
Thermal Information
Thermal Resistance (Typical, Note 1)
θ
JA
(
o
C/W)
PDIP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
90
SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
115
Maximum Junction Temperature (Plastic Packages) . . . . . . .150
o
C
Maximum Storage Temperature. . . . . . . . . . . . . . . . -65
o
C to 150
o
C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . 300
o
C
(SOIC - Lead Tips Only)
Operating Conditions
Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . 0
o
C to 70
o
C
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1.
θ
JA
is measured with the component mounted on an evaluation PC board in free air.
Electrical Specifications
V+ = +15V, V- = -15V, V
L
= +5V
(NOTES 2, 3)
PER CHANNEL PARAMETER
DYNAMIC CHARACTERISTICS
Turn ON Time, t
ON
Turn OFF Time, t
OFF
Charge Injection, Q
OFF Isolation, OIRR
Crosstalk, CCRR
DIGITAL INPUT CHARACTERISTICS
Input Logic Current, I
IN(ON)
Input Logic Current, I
IN(OFF)
ANALOG SWITCH CHARACTERISTICS
Drain-Source ON Resistance, r
DS(ON)
Channel-to-Channel r
DS(ON)
Match,
∆r
DS(ON)
Minimum Analog Signal Handling Capability, V
ANALOG
Switch OFF Leakage Current, I
D(OFF)
, I
S(OFF)
Switch ON Leakage Current, I
D(ON)
+I
S(ON)
POWER SUPPLY CHARACTERISTICS
+ Power Supply Quiescent Current, I+
- Power Supply Quiescent Current, I-
+5V Supply Quiescent Current, I
L
Ground Quiescent Current, I
GND
NOTES:
V
IN
= 2.4V
V
IN
= 0.8V
TEST CONDITIONS
0
o
C
25
o
C
70
o
C
UNITS
R
L
= 1kΩ, V
ANALOG
= -10V to +10V, See
Figure 6
See Figure 7
f = 1MHz, R
L
= 100Ω, C
L
≤
5pF, See Figure 4
One Channel Off; Any Other Channel
Switches as per Figure 3
-
-
-
-
-
1000
500
20 (Typ)
50 (Typ)
-50 (Typ)
-
-
-
-
-
ns
ns
mV
dB
dB
±1
±1
±1
±1
10
10
µA
µA
I
S
= 10mA, V
ANALOG
= -10V to +10V
80
-
-
80
30 (Typ)
±10
(Typ)
±5
±10
130
-
-
100
100
Ω
Ω
V
nA
nA
V
ANALOG
= -10V to +10V
V
D
= V
S
= -10V to +10V
-
-
10
10
10
10
10
10
10
10
100
100
100
100
µA
µA
µA
µA
2. Typical values are for design aid only, not guaranteed and not subject to production testing.
3. Min or Max value unless otherwise specified.
2
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
