Rev.2.0
_00
2-WIRE REAL-TIME CLOCK
S-35380A
Applications
•
•
•
•
•
•
•
•
Digital still cameras
Digital video cameras
Electronic voltmeters
DVD recorders
TVs, VCRs
PHS
Mobile phones
Car navigation
DI
SC
*1.
I
2
C-BUS is a trademark of Philips Electronics N.V.
ON
•
•
•
•
•
•
•
•
•
•
•
•
Low current consumption:
0.25
µA
typ. (V
DD
=
3.0 V, Ta
=
25°C)
Wide operating voltage range:
1.3 to 5.5 V
Minimum time keeping operation voltage: 1.1 V
Built-in clock adjustment function
Built-in free user register
2-wire (I
2
C-BUS)
*1
CPU interface
Built-in alarm interrupter
Built-in flag generator at power down or power on
Auto calendar up to the year 2099, automatic leap year calculation function
Built-in constant voltage circuit
Built-in 32 kHz crystal oscillator circuit (C
d
built in, C
g
external)
Package: 8-pin SOP (JEDEC), 8-pin TSSOP, SNT-8A
TI
NU
ED
Features
PR
The S-35380A is a low-current-consumption 2-wire CMOS real-time clock IC
that features a wide operating voltage range (1.3 V to 5.5 V) and can be
driven on a variety of supply voltages, from a main supply to a backup
supply. The time keeping current consumption of 0.25
µA
and minimum
time keeping operation voltage of 1.1 V enable greatly increased battery
duration.
In a system that operates on a backup battery, the free register incorporated
in the real-time clock can be used for the user backup memory function.
The user register can hold data on a supply voltage as low as 1.2 V (min.),
so the data stored in the register before the main power supply was cut can
be called any time after the voltage is restored.
This product also includes a clock adjustment function that enables wide-
ranging correction of deviation in the frequency of the crystal oscillator at a
minimum resolution of 1 ppm. Also, by combining this function with a
temperature sensor, the clock adjustment value can be set in accordance
with changes in the temperature, which makes it possible to realize a clock
function that retains a high degree of accuracy regardless of temperature
variation.
OD
UC
T
Seiko Instruments Inc.
1
2-WIRE REAL-TIME CLOCK
S-35380A
Rev.2.0
_00
Packages
Package Name
8-Pin SOP(JEDEC)
8-Pin TSSOP
SNT-8A
Package
FJ008-A
FT008-A
PH008-A
Drawing Code
Tape
FJ008-D
FT008-E
PH008-A
Reel
FJ008-D
FT008-E
PH008-A
8-Pin SOP(JEDEC)
Top view
INT1
XOUT
XIN
VSS
1
2
3
4
8
7
6
5
S-35380A-J8T1
Figure 1
TI
NU
ON
INT1
XOUT
XIN
VSS
1
2
3
4
ED
8-Pin TSSOP
Top view
8
7
6
5
VDD
SDA
SCL
INT2
S-35380A-T8T1
Figure 2
SC
DI
SNT-8A
Top view
INT1
XOUT
XIN
VSS
1
2
3
4
8
7
6
5
VDD
SDA
SCL
INT2
S-35380A-I8T1G
Figure 3
2
Seiko Instruments Inc.
PR
OD
UC
T
VDD
SDA
SCL
INT2
Pin Assignment
Rev.2.0
_00
2-WIRE REAL-TIME CLOCK
S-35380A
Description of Pins
Pin No.
Symbol
Table 1
Description
Interrupt 1 signal output pin
Depending on the mode set by INT1 register_1
and the status register, it outputs low or a clock
when the time is reached. It is disabled by
rewriting the status register.
Crystal oscillator connect pin (32,768 Hz)
(C
d
built in, C
g
external)
Negative power supply pin (GND)
Interrrupt 2 signal output pin
Depending on the mode set by INT1 register_2
and the status register, it outputs low or clock
when time is reached. It is disabled by rewriting
the status register.
Serial clock input pin
Since signal processing is done on the SCL
signal rising/falling edge, give great care to the
rising/falling time and comply strictly with the
specifications.
Serial data I/O pin
Normally, it is pulled up to the V
DD
voltage by a
resistor and connected with another open-drain
output or open-collector output device via a
wired-OR connection.
Positive power supply pin
Configuration
Nch open-drain output (no
protective diode on the side
of VDD)
1
INT1
XOUT
XIN
VSS
OD
UC
T
2
3
4
5
INT2
Nch open-drain output (no
protective diode on the side
of VDD)
6
SCL
PR
CMOS input (no protective
diode on the side of VDD)
7
SDA
TI
NU
ED
Nch open-drain output (no
protective diode on the side
of VDD)
CMOS input
8
VDD
DI
SC
ON
Seiko Instruments Inc.
3
2-WIRE REAL-TIME CLOCK
S-35380A
Block Diagram
Rev.2.0
_00
XIN
XOUT
Oscillator
Division, timing
generator
INT1 register_1
INT1 controller
INT1
Status register_1
Status register_2
VDD
Power supply
voltage
detector
Constant
voltage circuit
Second Minute
Hour
Comparator 2
PR
INT1 register_2
OD
UC
T
Day of
week
Day
Month
Clock adjustment register
Comparator 1
Realtime data register
Year
INT2 controller
INT2
SDA
VSS
ED
Shift register
Serial interface
SCL
4
DI
SC
Seiko Instruments Inc.
ON
TI
NU
Figure 4
Rev.2.0
_00
Absolute Maximum Ratings
Parameter
Power supply voltage
Input voltage
Output voltage
Operating temperature
Storage temperature
Symbol
V
DD
V
IN
V
OUT
T
opr
T
stg
Table 2
Applicable Pin
SCL, SDA
SDA,
INT1
,
INT2
2-WIRE REAL-TIME CLOCK
S-35380A
Rating
V
SS
−
0.3 to V
SS
+
6.5
V
SS
−
0.3 to V
SS
+
6.5
V
SS
−
0.3 to V
SS
+
6.5
−40
to
+85
−55
to
+125
Unit
V
V
V
°C
°C
Caution The absolute maximum ratings are rated values exceeding which the product
could suffer physical damage. These values must therefore not be exceeded
under any conditions.
Recommended Operating Conditions
Parameter
Power supply voltage
Operating temperature
Time keeping voltage range
Register hold voltage
Minimum time keeping voltage range
Crystal oscillator C
L
value
*1.
Reference value
Symbol
V
DD
T
opr
V
DDT
V
DH
V
DDTm
C
L
PR
Table 3
Conditions
OD
UC
T
Min.
1.3
−40
V
DDTm
V
DDTm
0.5
*1
3.0
+25
Min.
1.1
−10
−3
0
8
Typ.
Max.
5.5
+85
5.5
5.5
1.1
7.0
Unit
V
°C
V
V
V
pF
Ta
= −40
to
+85°C
V
DD
=
1.3 to 5.5 V
Oscillation Characteristics
(Ta
=
25°C, V
DD
=
3.0 V, DS-VT-200 crystal oscillator (C
L
=
6 pF, 32,768 Hz) manufactured by SII Quartz Techno Ltd.)
Parameter
Oscillation start voltage
Oscillation start time
ON
TI
NU
Symbol
V
STA
t
STA
δIC
δV
C
g
C
d
ED
Table 4
Ta
= −40
to
+85°C
Ta
= −40
to
+85°C
Ta
= −40
to
+85°C
Conditions
Within 10 seconds
V
DD
=
3.0 V
V
DD
=
1.3 to 5.5 V
Applied to XIN pin
Applied to XOUT pin
Typ.
Max.
5.5
1
+10
+3
9.1
Unit
V
s
ppm
ppm/V
pF
pF
IC-to-IC frequency deviation
*1
Frequency voltage deviation
Internal oscillation capacitance (1)
Internal oscillation capacitance (2)
*1.
Reference value
DI
SC
Seiko Instruments Inc.
5