电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

5962-8872401LA

产品描述UV PLD, 25ns, PAL-Type, CMOS, CDIP24, CERAMIC, DIP-24
产品类别可编程逻辑器件    可编程逻辑   
文件大小532KB,共13页
制造商Atmel (Microchip)
下载文档 详细参数 全文预览

5962-8872401LA概述

UV PLD, 25ns, PAL-Type, CMOS, CDIP24, CERAMIC, DIP-24

5962-8872401LA规格参数

参数名称属性值
是否Rohs认证不符合
零件包装代码DIP
包装说明DIP, DIP24,.3
针数24
Reach Compliance Codeunknown
ECCN代码3A001.A.2.C
其他特性10 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK; VARIABLE PRODUCT TERMS
架构PAL-TYPE
最大时钟频率30.3 MHz
JESD-30 代码R-GDIP-T24
JESD-609代码e0
长度32 mm
专用输入次数11
I/O 线路数量10
输入次数22
输出次数10
产品条款数132
端子数量24
最高工作温度125 °C
最低工作温度-55 °C
组织11 DEDICATED INPUTS, 10 I/O
输出函数MACROCELL
封装主体材料CERAMIC, GLASS-SEALED
封装代码DIP
封装等效代码DIP24,.3
封装形状RECTANGULAR
封装形式IN-LINE
峰值回流温度(摄氏度)NOT SPECIFIED
电源5 V
可编程逻辑类型UV PLD
传播延迟25 ns
认证状态Not Qualified
筛选级别MIL-STD-883
座面最大高度5.08 mm
最大供电电压5.5 V
最小供电电压4.5 V
标称供电电压5 V
表面贴装NO
技术CMOS
温度等级MILITARY
端子面层Tin/Lead (Sn/Pb) - hot dipped
端子形式THROUGH-HOLE
端子节距2.54 mm
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度7.62 mm
Base Number Matches1

文档预览

下载PDF文档
AT22V10/L
Features
High Speed Programmable Logic Device
15 ns Max Propagation Delay
5 V
±10%
Operation
Low Power CMOS Operation
Speed
Temp
I
CC
(mA)
"L"
-15,-20
All
Com./Mil. Com./Mil. Others
12/15
90/100
55
CMOS and TTL Compatible Inputs and Outputs
10
µA
Leakage Maximum
Reprogrammable - Tested 100% for Programmability
High Reliability CMOS Technology
2000 V ESD Protection
200 mA Latchup Immunity
Full Military, Commercial and Industrial Temperature Ranges
Dual-In-Line and Surface Mount Packages
High Speed
UV Erasable
Programmable
Logic Device
Logic Diagram
Description
The AT22V10 and AT22V10L are CMOS high performance EPROM-based Program-
mable Logic Devices (PLDs). Speeds down to 15 ns and power dissipation as low as
12 mA are offered. All speed ranges are specified over the full 5 V
±10%
range. All
pins offer a low
±10 µA
leakage.
The AT22V10L provides the optimum low power CMOS PLD solution, with low DC
power (8 mA typical) and full CMOS output levels. The AT22V10L significantly re-
duces total system power and enhances system reliability.
Full CMOS output levels help reduce power in many other system components.
The AT22V10 and AT22V10L incorporate a variable product term architecture. Each
output is allocated from eight to 16 product terms, which allows highly complex logic
functions to be realized.
DIP/SOIC
PLCC
Pin Configurations
Pin Name
CLK/IN
IN
I/O
*
VCC
Function
Clock and Logic Input
Logic Inputs
Bidirectional Buffers
No Internal Connection
+5 V Supply
0023C
1-97

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1949  1541  697  1781  2265  40  32  15  36  46 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved