电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IDT74LVC541APG8

产品描述Bus Driver, LVC/LCX/Z Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, TSSOP-20
产品类别逻辑    逻辑   
文件大小99KB,共5页
制造商IDT (Integrated Device Technology)
下载文档 详细参数 全文预览

IDT74LVC541APG8概述

Bus Driver, LVC/LCX/Z Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, TSSOP-20

IDT74LVC541APG8规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称IDT (Integrated Device Technology)
零件包装代码TSSOP
包装说明TSSOP,
针数20
Reach Compliance Codecompliant
其他特性WITH DUAL OUTPUT ENABLE
系列LVC/LCX/Z
JESD-30 代码R-PDSO-G20
长度6.5 mm
逻辑集成电路类型BUS DRIVER
位数8
功能数量1
端口数量2
端子数量20
最高工作温度85 °C
最低工作温度-40 °C
输出特性3-STATE
输出极性TRUE
封装主体材料PLASTIC/EPOXY
封装代码TSSOP
封装形状RECTANGULAR
封装形式SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度)NOT SPECIFIED
传播延迟(tpd)5.6 ns
认证状态Not Qualified
座面最大高度1.2 mm
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)2.7 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子形式GULL WING
端子节距0.65 mm
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度4.4 mm
Base Number Matches1

文档预览

下载PDF文档
IDT74LVC541A
3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
EXTENDED COMMERCIAL TEMPERATURE RANGE
3.3V CMOS OCTAL
BUFFER/DRIVER
WITH 3-STATE OUTPUTS
AND 5 VOLT TOLERANT I/O
FEATURES:
0.5 MICRON CMOS Technology
ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
– 1.27mm pitch SOIC, 0.65mm pitch SSOP,
0.635mm pitch QSOP, 0.65mm pitch TSSOP packages
– Extended commercial range of – 40°C to +85°C
– V
CC
= 3.3V ±0.3V, Normal Range
– V
CC
= 2.3V to 3.6V, Extended Range
– CMOS power levels (0.4µ W typ. static)
– Rail-to-Rail output swing for increased noise margin
– All inputs, outputs and I/O are 5 Volt tolerant
– Supports hot insertion
Drive Features for LVC541A:
– High Output Drivers:
±24mA
– Reduced system switching noise
IDT74LVC541A
DESCRIPTION:
The LVC541A octal buffer/driver is built using advanced dual metal
CMOS technology. This device is ideal for driving bus lines or buffer
memory address registers. This device features inputs and outputs on
opposite sides of the package that facilitate printed circuit board layout. The
3-state control gate is a 2-input AND gate with active-low inputs so that if
either output enable (OE
1
or OE
2
) input is high, all eight outputs are in the
high-impedance state.
The LVC541A has been designed with a ±24mA output driver. This
driver is capable of driving a moderate to heavy load while maintaining
speed performance.
To ensure the high-impedance state during power up or power down,
OE
should be tied to V
CC
through a pullup resistor; the minimum value of
the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3V or 5V devices. This feature allows
the use of this device as a translator in a mixed 3.3V/5V system environ-
ment.
APPLICATIONS:
• 5V and 3.3V mixed voltage systems
• Data communication and telecommunication systems
FUNCTIONAL BLOCK DIAGRAM
OE
1
OE
2
1
19
PIN CONFIGURATION
OE
1
A
1
A
2
1
2
3
4
5
6
7
8
9
10
20
19
18
17
SO20-2
16
SO20-7
SO20-8
SO20-9
15
V
CC
OE
2
Y
1
Y
2
Y
3
Y
4
Y
5
Y
6
Y
7
Y
8
A
1
2
18
Y
1
A
3
A
4
A
5
TO SEVE N OTHE R CHANNELS
A
6
A
7
14
13
12
11
FUNCTION TABLE
OE
1
L
L
H
X
Inputs
OE
2
L
L
X
H
(1)
Outputs
Yx
L
H
Z
Z
A
8
GN D
Ax
L
H
X
X
SOIC/ SSOP/ QSOP/ TSSOP
TOP VIEW
PIN DESCRIPTION
Pin Names
OE
1
, OE
2
Ax
Yx
Description
Output-enable Inputs (Active LOW)
Data Inputs
Data Outputs
NOTE:
1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
Z = High-Impedance
EXTENDED COMMERCIAL TEMPERATURE RANGE
1
c
1999 Integrated Device Technology, Inc.
DECEMBER 1999
DSC-4649/-

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2821  956  2048  2834  1121  41  52  34  24  59 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved