电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IS61NLP51236-200B3LI

产品描述ZBT SRAM, 512KX36, 3.1ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, LEAD FREE, PLASTIC, TFBGA-165
产品类别存储    存储   
文件大小577KB,共37页
制造商Integrated Silicon Solution ( ISSI )
标准  
下载文档 详细参数 选型对比 全文预览

IS61NLP51236-200B3LI在线购买

供应商 器件名称 价格 最低购买 库存  
IS61NLP51236-200B3LI - - 点击查看 点击购买

IS61NLP51236-200B3LI概述

ZBT SRAM, 512KX36, 3.1ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, LEAD FREE, PLASTIC, TFBGA-165

IS61NLP51236-200B3LI规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称Integrated Silicon Solution ( ISSI )
零件包装代码BGA
包装说明TBGA, BGA165,11X15,40
针数165
Reach Compliance Codecompliant
ECCN代码3A991.B.2.A
Factory Lead Time10 weeks
最长访问时间3.1 ns
其他特性PIPELINED ARCHITECTURE
最大时钟频率 (fCLK)200 MHz
I/O 类型COMMON
JESD-30 代码R-PBGA-B165
JESD-609代码e1
长度15 mm
内存密度18874368 bit
内存集成电路类型ZBT SRAM
内存宽度36
功能数量1
端子数量165
字数524288 words
字数代码512000
工作模式SYNCHRONOUS
最高工作温度85 °C
最低工作温度-40 °C
组织512KX36
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码TBGA
封装等效代码BGA165,11X15,40
封装形状RECTANGULAR
封装形式GRID ARRAY, THIN PROFILE
并行/串行PARALLEL
峰值回流温度(摄氏度)260
电源2.5/3.3,3.3 V
认证状态Not Qualified
座面最大高度1.2 mm
最大待机电流0.075 A
最小待机电流3.14 V
最大压摆率0.475 mA
最大供电电压 (Vsup)3.465 V
最小供电电压 (Vsup)3.135 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子面层Tin/Silver/Copper (Sn/Ag/Cu)
端子形式BALL
端子节距1 mm
端子位置BOTTOM
处于峰值回流温度下的最长时间40
宽度13 mm
Base Number Matches1

文档预览

下载PDF文档
IS61NLP25672/IS61NVP25672
IS61NLP51236/IS61NVP51236
IS61NLP102418/IS61NVP102418 
256K x 72, 512K x 36 and 1M x 18
18Mb, PIPELINE 'NO WAIT' STATE BUS SRAM
SEPTEMBER 2011
FEATURES
• 100 percent bus utilization
• No wait cycles between Read and Write
• Internal self-timed write cycle
• Individual Byte Write Control
• Single R/W (Read/Write) control pin
• Clock controlled, registered address,
data and control
DESCRIPTION
The 18 Meg 'NLP/NVP' product family feature high-speed,
low-power synchronous static RAMs designed to provide
a burstable, high-performance, 'no wait' state, device
for networking and communications applications. They
are organized as 256K words by 72 bits, 512K words
by 36 bits and 1M words by 18 bits, fabricated with
ISSI
's
advanced CMOS technology.
Incorporating a 'no wait' state feature, wait cycles are
eliminated when the bus switches from read to write, or
write to read. This device integrates a 2-bit burst counter,
high-speed SRAM core, and high-drive capability outputs
into a single monolithic circuit.
All synchronous inputs pass through registers are controlled
by a positive-edge-triggered single clock input. Operations
may be suspended and all synchronous inputs ignored
when Clock Enable, CKE is HIGH. In this state the internal
device will hold their previous values.
All Read, Write and Deselect cycles are initiated by the ADV
input. When the ADV is HIGH the internal burst counter
is incremented. New external addresses can be loaded
when ADV is LOW.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock inputs and when WE is LOW.
Separate byte enables allow individual bytes to be written.
A burst mode pin (MODE) defines the order of the burst
sequence. When tied HIGH, the interleaved burst sequence
is selected. When tied LOW, the linear burst sequence is
selected.
• Interleaved or linear burst sequence control us-
ing MODE input
• Three chip enables for simple depth expansion
and address pipelining
• Power Down mode
• Common data inputs and data outputs
CKE pin to enable clock and suspend operation
• JEDEC 100-pin TQFP, 119-ball PBGA, 165-ball
PBGA and 209-ball (x72) PBGA packages
• Power supply:
NVP: V
dd
2.5V (± 5%), V
ddq
2.5V (± 5%)
NLP: V
dd
3.3V (± 5%), V
ddq
3.3V/2.5V (± 5%)
• JTAG Boundary Scan for PBGA packages
• Industrial temperature available
• Lead-free available
• Leaded option available upon request
FAST ACCESS TIME
Symbol 
t
kq
t
kc
Parameter 
Clock Access Time
Cycle Time
Frequency
-250 
2.6
4
250
-200 
3.1
5
200
Units
ns
ns
MHz
Copyright © 2011 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no
liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on
any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause
failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written
assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com
Rev.  O
09/19/2011
1

IS61NLP51236-200B3LI相似产品对比

IS61NLP51236-200B3LI IS61NLP102418-200TQ
描述 ZBT SRAM, 512KX36, 3.1ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, LEAD FREE, PLASTIC, TFBGA-165 1MX18 ZBT SRAM, 3.1ns, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, TQFP-100
是否无铅 不含铅 含铅
是否Rohs认证 符合 不符合
厂商名称 Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI )
零件包装代码 BGA QFP
包装说明 TBGA, BGA165,11X15,40 14 X 20 MM, 1.40 MM HEIGHT, TQFP-100
针数 165 100
Reach Compliance Code compliant compliant
ECCN代码 3A991.B.2.A 3A991.B.2.A
Factory Lead Time 10 weeks 12 weeks
最长访问时间 3.1 ns 3.1 ns
其他特性 PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE
最大时钟频率 (fCLK) 200 MHz 200 MHz
I/O 类型 COMMON COMMON
JESD-30 代码 R-PBGA-B165 R-PQFP-G100
JESD-609代码 e1 e0
长度 15 mm 20 mm
内存密度 18874368 bit 18874368 bit
内存集成电路类型 ZBT SRAM ZBT SRAM
内存宽度 36 18
功能数量 1 1
端子数量 165 100
字数 524288 words 1048576 words
字数代码 512000 1000000
工作模式 SYNCHRONOUS SYNCHRONOUS
最高工作温度 85 °C 70 °C
组织 512KX36 1MX18
输出特性 3-STATE 3-STATE
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 TBGA LQFP
封装等效代码 BGA165,11X15,40 QFP100,.63X.87
封装形状 RECTANGULAR RECTANGULAR
封装形式 GRID ARRAY, THIN PROFILE FLATPACK, LOW PROFILE
并行/串行 PARALLEL PARALLEL
峰值回流温度(摄氏度) 260 NOT SPECIFIED
电源 2.5/3.3,3.3 V 2.5/3.3,3.3 V
认证状态 Not Qualified Not Qualified
座面最大高度 1.2 mm 1.6 mm
最大待机电流 0.075 A 0.06 A
最小待机电流 3.14 V 3.14 V
最大压摆率 0.475 mA 0.425 mA
最大供电电压 (Vsup) 3.465 V 3.465 V
最小供电电压 (Vsup) 3.135 V 3.135 V
标称供电电压 (Vsup) 3.3 V 3.3 V
表面贴装 YES YES
技术 CMOS CMOS
温度等级 INDUSTRIAL COMMERCIAL
端子面层 Tin/Silver/Copper (Sn/Ag/Cu) Tin/Lead (Sn/Pb)
端子形式 BALL GULL WING
端子节距 1 mm 0.65 mm
端子位置 BOTTOM QUAD
处于峰值回流温度下的最长时间 40 NOT SPECIFIED
宽度 13 mm 14 mm
Base Number Matches 1 1
新新手想参赛,想开始自己的电子人生,肿么办,求前辈
本帖最后由 paulhyde 于 2014-9-15 03:52 编辑 今年大一,学了点C,现在水平很一般,不过想参加省赛。。无比热情说动了两个同学。。现在准备想项目。。。智慧城市。。可是完全没感觉,求帮助, ......
LUCHAODONG 电子竞赛
如何实现C语言访问MCU寄存器
单片机的特殊功能寄存器SFR,是SRAM地址已经确定的SRAM单元,在C语言环境下对其访问归纳起来有两种方法。 1、采用标准C的强制类型转换和指针来实现 采用标准C的强制转换和指针的概念 ......
fish001 微控制器 MCU
果汁LED灯
一 准备工作: 材料: 纸 一个LED 一个苹果或梨或其他水果(这里用的是富士苹果) 长25cm的铜线(直径1-2 mm) 长25cm的铁线(直径1-2 mm) 工具: 电烙铁 焊锡 剪刀 二 制作过程 ......
sadlife1000 DIY/开源硬件专区
去上海华为搞手机终端驱动开发怎么样?
本人工作四年,前面三年多时间一直从事家电领域变频空调的产品开发,但受困于行业发展实在内耗太大,利润太薄,且开发周期过长,成就感不足.于是开始找工作,得到华为口头offer.但一等就是2月,才发正 ......
lanqier396 嵌入式系统
问一个用来整流的芯片 DC/DC 谢谢
就是RN5RL46AA-RF 哪位知道原理的讲一下 谢谢...
roland 电源技术
姿态解算进阶:互补滤波(陀螺仪、加速度计、地磁计数据融合)
本帖最后由 兰博 于 2019-5-14 14:23 编辑 互补滤波原理: 在四轴入门理论知识那节我们说,加速度计和磁传感器都是极易受外部干扰的传感器,都只能得到2维的角度关系,但是测量值随时 ......
兰博 电子竞赛

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 206  2336  2053  233  1695  5  48  42  35  33 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved