电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

BX80526C600256E/SL45V

产品描述RISC Microprocessor, 32-Bit, 600MHz, CMOS, PPGA370
产品类别嵌入式处理器和控制器    微控制器和处理器   
文件大小1010KB,共94页
制造商Intel(英特尔)
官网地址http://www.intel.com/
下载文档 详细参数 全文预览

BX80526C600256E/SL45V概述

RISC Microprocessor, 32-Bit, 600MHz, CMOS, PPGA370

BX80526C600256E/SL45V规格参数

参数名称属性值
厂商名称Intel(英特尔)
包装说明PGA, SPGA370,37X37
Reach Compliance Codecompliant
位大小32
JESD-30 代码S-PPGA-P370
端子数量370
封装主体材料PLASTIC/EPOXY
封装代码PGA
封装等效代码SPGA370,37X37
封装形状SQUARE
封装形式GRID ARRAY
电源1.5,2,3.3 V
认证状态Not Qualified
速度600 MHz
最大压摆率250 mA
表面贴装NO
技术CMOS
端子形式PIN/PEG
端子节距1.27 mm
端子位置PERPENDICULAR
uPs/uCs/外围集成电路类型MICROPROCESSOR, RISC
Base Number Matches1

文档预览

下载PDF文档
Pentium
®
III Processor for the PGA370
Socket at 500 MHz to 1.13 GHz
Datasheet
Revision 8
Product Features
s
s
s
s
s
s
s
Available in 1.13 GHz, 1B GHz, 933, 866,
800EB, 733, 667, 600EB, and 533EB MHz
for a 133 MHz system bus
Available in 1.10 GHz, 1 GHz, 900, 850,
800, 750, 700, 650, 600E, 550E, and 500E
MHz for a 100 MHz system bus
System bus frequency at 100 MHz and
133 MHz (“E” denotes support for
Advanced Transfer Cache and Advanced
system buffering; “B” denotes support for a
133 MHz system bus where both bus
frequencies are available for order per each
given core frequency; See Table 1 for a
summary of features for each line item.)
Available in versions that incorporate
256-KB Advanced Transfer Cache (on-die,
full speed Level 2 (L2) cache with Error
Correcting Code (ECC))
Dual Independent Bus (DIB) architecture:
Separate dedicated external System Bus and
dedicated internal high-speed cache bus
Internet Streaming SIMD Extensions for
enhanced video, sound and 3D performance
Binary compatible with applications running
on previous members of the Intel
microprocessor line
s
s
s
s
s
s
s
s
s
s
s
Dynamic execution micro architecture
Intel Processor Serial Number
Power Management capabilities
— System Management mode
— Multiple low-power states
Optimized for 32-bit applications running on
advanced 32-bit operating systems
Flip Chip Pin Grid Array (FC-PGA/FC-PGA2)
packaging technology; FC-PGA/FC-PGA2
processors deliver high performance with
improved handling protection and socketability
Integrated high performance 16-KB instruction
and 16-KB data, nonblocking, level one cache
256-KB Integrated Full Speed level two cache
allows for low latency on read/store operations
Double Quad Word Wide (256 bit) cache data
bus provides extremely high throughput on
read/store operations.
8-way cache associativity provides improved
cache hit rate on reads/store operations.
Error-correcting code for System Bus data
Enables systems which are scaleable for up to
two processors
The Pentium
®
III processor is designed for high-performance desktops and for workstations and
servers. It is binary compatible with previous Intel Architecture processors. The Pentium III processor
provides great performance for applications running on advanced operating systems such as Windows*
98, Windows NT and UNIX*. This is achieved by integrating the best attributes of Intel processors—
the dynamic execution, Dual Independent Bus architecture plus Intel MMX™ technology and Internet
Streaming SIMD Extentions— bringing a new level of performance for systems buyers. The Pentium
III processor is scaleable to two processors in a multiprocessor system and extends the power of the
Pentium
®
II processor with performance headroom for business media, communication and internet
capabilities. Systems based on Pentium III processors also include the latest features to simplify system
management and lower the cost of ownership for large and small business environments. The Pentium
III processor offers great performance for today’s and tomorrow’s applications.
FC-PGA370 Package
June 2001
Document Number
:
245264-08
谁有NXP RC523 读 TYPEB 卡的源码??
我最近在做13.56M读卡器,采用NXP RC523芯片,网上的源码都是对TYPEA卡的,请问谁有RC523 读 TYPEB 卡的源码?? ...
nanstone 无线连接
求助,msp430单片机概念
请问各位前辈,msp430单片机片内外围模块中的时钟模块怎么理解? 另外单片机到底是如何工作的? 因为马上要考试了,所以现在正在复习。看了书后非常的迷糊。可能问题问得比较傻。...
sanzhongren 嵌入式系统
Design Entry HDL中的元器件如何添加上Cadence Allegro PCB的封装
我买的那本书上没有写这项内容:Design Entry HDL中的元器件如何添加上Cadence Allegro PCB的封装 。新手奋学,请多关照。...
gaojie60 PCB设计
地线和零线的接线问题
请教各位大侠,交流220V的地线和零线可以接在一起吗?...
wenwen 电源技术
RT-Thread系统任务并发执行和调度浅析
RT-Thread 内核介绍 内核是操作系统最基础也是最重要的部分。下图为 RT-Thread 内核架构图,内核处于硬件层之上,内核部分包括内核库、实时内核实现。 内核库是为了保证内核能够独 ......
ID.LODA 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1802  1213  1993  2767  1098  48  3  14  26  18 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved