D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
®
ISL6729
Data Sheet
December 1, 2005
FN9152.2
Low-Cost Single-Ended Current-Mode
PWM for Microcontroller Based Power
Converters
The ISL6729 pulse width modulating (PWM) current mode
controller is designed for power conversion applications that
are based on a microcontroller or other device which can
generate a digital clock signal at the desired switching
frequency. Similar to the ISL684x family of products, the
ISL6729 provides the basic current mode PWM control
features, but eliminates the error amplifier, the oscillator, and
the reference. An external clock signal applied to the
oscillator input provides the time base and sets the
maximum duty cycle. The reduced feature set is ideal for
those applications where a microcontroller is available to
provide the monitor and control functions. The analog PWM
provides the cycle by cycle peak current mode control,
leaving the monitor and control overhead to the
microcontroller.
Features
• 5V Operation
• 1A MOSFET gate driver
• 400µA startup current
• 30ns propagation delay current sense to output
• Fast transient response with peak current mode control
• Switching frequency to 2MHz
• 20ns rise and fall times with 1nF output load
• Maximum Duty Cycle Determined by Clock Input Duty
Cycle
• Tight tolerance current limit threshold
• Pb-free plus anneal available (RoHS compliant)
Applications
• Telecom and Datacom Power
• Wireless Base Station Power
• File Server Power
• Industrial Power Systems
• PC Power Supplies
• Isolated Buck and Flyback Regulators
• Boost Regulators
Ordering Information
PART
NUMBER
ISL6729IB
ISL6729IBZ
(See Note)
ISL6729IU
ISL6729IUZ
(See Note)
PART
MARKING
ISL6729IB
6729IBZ
6729
6729Z
TEMP.
PKG.
RANGE (°C) PACKAGE DWG. #
-40 to 105
-40 to 105
-40 to 105
-40 to 105
8 Ld SOIC
8 Ld SOIC
(Pb-free)
M8.15
M8.15
8 Ld MSOP M8.118
8 Ld MSOP M8.118
(Pb-free)
Pinout
ISL6729 (8 LD SOIC, MSOP)
TOP VIEW
COMP
N/C
CS
CLKS
1
2
3
4
8
7
6
5
N/C
VDD
OUT
GND
Add -T to part number for Tape and Reel packaging.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100%
matte tin plate termination finish, which are RoHS compliant and
compatible with both SnPb and Pb-free soldering operations. Intersil
Pb-free products are MSL classified at Pb-free peak reflow
temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
PART NUMBER
ISL6729
RISING UVLO
4.75V
MAX. DUTY CYCLE
100%
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2004 - 2005. All Rights Reserved.
All other trademarks mentioned are the property of their respective owners.
Functional Block Diagram
V
DD
START/STOP
UV COMPARATOR
V
DD
OK
+
-
2
BG
GND
CS
COMP
CLK
FN9152.2
December 1, 2005
+
-
100mV
+
-
PWM
COMPARATOR
+
-
2R
R
OUT
ISL6729
1.1V
CLAMP
S Q
R Q
Typical Application - Interleaved Multi-Phase Isolated Converter
VOLTAGE FEEDBACK
5V
1 COMP
2
8
POWER STAGE
ISOLATION
ERROR
AMPLIFIER
VDD 7
OUT 6
3
CLOCK
φ1
CLOCK
φ2
MICROCONTROLLER
CLOCK
φ3
FN9152.2
December 1, 2005
3 CS
VOUT
4 CLK GND 5
ISL6729
CURRENT FEEDBACK
1 COMP
2
3 CS
8
POWER STAGE
VDD 7
OUT 6
ISL6729
4 CLK GND 5
ISL6729
CURRENT FEEDBACK
1 COMP
2
8
POWER STAGE
VDD 7
3 CS OUT 6
4 CLK GND 5
ISL6729
CURRENT FEEDBACK
ISL6729
Absolute Maximum Ratings
Supply Voltage, V
DD
. . . . . . . . . . . . . . . . . . . . GND - 0.3V to +6.5V
OUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND - 0.3V to V
DD
+ 0.3V
Signal Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND - 0.3V to 6.5V
Peak GATE Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1A
ESD Classification
Human Body Model (Per MIL-STD-883 Method 3015.7) . . .2000V
Charged Device Model (Per EOS/ESD DS5.3, 4/14/93) . . .1000V
Thermal Information
Thermal Resistance (Typical, Note 1)
θ
JA
(°C/W)
SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
100
MSOP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . .
130
Maximum Junction Temperature . . . . . . . . . . . . . . . . -55°C to 150°C
Maximum Storage Temperature Range . . . . . . . . . . . -65°C to 150°C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300°C
(SOIC, MSOP- Lead Tips Only)
Operating Conditions
Temperature Range
ISL6729Ix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-40°C to 105°C
Supply Voltage Range (Typical)
ISL6729 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4.75V-5.25V
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
1.
θ
JA
is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
2. All voltages are with respect to GND.
Electrical Specifications
PARAMETER
UNDERVOLTAGE LOCKOUT
START Threshold
STOP Threshold
Hysteresis
Start-Up Current, I
DD
Operating Current, I
DD
Operating Supply Current, I
D
CURRENT SENSE
Input Bias Current
CS Offset Voltage
Recommended operating conditions unless otherwise noted. Refer to Block Diagram and Typical Application
schematic. V
DD
= 5V, CLK = 50kHz, T
A
= -40 to 105°C (Note 3), Typical values are at T
A
= 25°C
TEST CONDITIONS
MIN
TYP
MAX
UNITS
4.15
4.00
-
V
DD
< START Threshold
(Note 4)
Includes 1nF GATE loading
-
-
-
4.50
4.30
0.2
0.4
3.3
4.1
4.75
4.60
-
12
5.5
6.0
V
V
mA
mA
mA
V
CS
= 1V
V
CS
= 0V (Note 5)
V
CS
= 0V (Note 5)
-1.0
95
0.80
0.91
-
100
1.15
0.97
3.0
25
1.0
105
1.30
1.03
3.5
40
µA
mV
V
V
V/V
ns
COMP to PWM Comparator Offset Voltage
CS Input Signal, Maximum
Gain, A
CS
=
∆V
COMP
/∆V
CS
CS to OUT Delay
CLOCK
Input High Voltage Level, VIH
Input Low Voltage Level, VIL
Maximum Clock Rate
OUTPUT
Gate VOH
Gate VOL
Peak Output Current
Rise Time
Fall Time
0 < V
CS
< 910mV, V
FB
= 0V. (Note 5)
(Note 5)
2.5
-
-
-
(Note 5)
2
2.8
2.7
-
-
-
-
V
V
MHz
V
DD
- OUT, I
OUT
= -200mA
OUT - GND, I
OUT
= 200mA
C
OUT
= 1nF (Note 5)
C
OUT
= 1nF (Note 5)
C
OUT
= 1nF (Note 5)
-
-
1.0
-
-
1.0
1.0
-
20
20
2.0
2.0
-
40
40
V
V
A
ns
ns
4
FN9152.2
December 1, 2005
51单片机
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
