电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SiT3701AC-33-25A-2400000

产品描述VCXO Oscillators 24MHz 2.5Volts APR30 50ppm -20C +70C
产品类别无源元件   
文件大小143KB,共5页
制造商SiTime
下载文档 详细参数 全文预览

SiT3701AC-33-25A-2400000在线购买

供应商 器件名称 价格 最低购买 库存  
SiT3701AC-33-25A-2400000 - - 点击查看 点击购买

SiT3701AC-33-25A-2400000概述

VCXO Oscillators 24MHz 2.5Volts APR30 50ppm -20C +70C

SiT3701AC-33-25A-2400000规格参数

参数名称属性值
产品种类
Product Category
VCXO Oscillators
制造商
Manufacturer
SiTime
RoHSDetails
封装 / 箱体
Package / Case
QFN-4
长度
Length
5 mm
宽度
Width
3.2 mm
系列
Packaging
Bulk
产品
Product
MEMS
类型
Type
VCMO
单位重量
Unit Weight
0.001764 oz

文档预览

下载PDF文档
SiT3701
Smallest Voltage Controlled MEMS Oscillator (VCMO)
Features, Benefits and Applications
The world’s only VCMO with programmable pull range: ±60 PPM, ±120 PPM, ±240 PPM
Typical pull range linearity of 0.06%
1-110 MHz frequency range
LVCMOS/LVTTL compatible output
Typical power consumption of 6.1 mA in active mode
Typical VCMO tuning voltage: 0 V to 1.85 V for all Vdds
Four industry-standard 4-pin packages: 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2, 7.0 x 5.0 mm
All-silicon timing device with outstanding reliability of 2 FIT (10x improvement over
quartz-based devices), enhancing system MTBF
Ultra short lead time
Ideal for Set-top Box, DTV, DVD-R, instrumentation, low bandwidth analog PLL,
networking and communications
Specifications
Electrical Characteristics
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
1
-20
-25
-30
-50
Pull Range
[1,2]
Typ.
±60, ±120, ±240
0.06
Positive slope
1.8
2.5
2.8
3.3
6.7
6.1
1
1
Max.
110
+20
+25
+30
+50
1.85
0.1
0.25
+70
+85
1.89
2.75
3.08
3.63
7.5
6.7
55
60
2.0
2.5
Unit
MHz
PPM
PPM
PPM
PPM
PPM
V
V
%
°C
°C
V
V
V
V
mA
mA
%
%
ns
ns
%Vdd
Condition
Inclusive of: Initial stability, operating temperature, rated power,
supply voltage change, load change.
±20 PPM is available for extended commercial temperature
only.
PR
VC_U
VC_L
Lin
T_use
Vdd
1.55
0
-20
-40
1.71
2.25
2.52
2.97
45
40
90
Upper Control Voltage
Lower Control Voltage
Linearity
Frequency Change Polarity
Operating Temperature Range
Supply Voltage
All Vdds. Voltage at which maximum deviation (+60, +120,
+240 PPM) is guaranteed.
All Vdds. Voltage at which maximum deviation (-60, -120,
-240 PPM) is guaranteed.
Extended Commercial
Industrial
Current Consumption
Duty Cycle
Rise/Fall Time
Output Voltage High
Idd
DC
Tr, Tf
VOH
No load condition, f = 20 MHz, Vdd = 2.5 V, 2.8 V or 3.3 V
No load condition, f = 20 MHz, Vdd = 1.8 V
All Vdds. f <= 75 MHz
All Vdds. f > 75 MHz
Vdd = 2.5, 2.8 or 3.3 V, 20% - 80% Vdd level
Vdd = 1.8 V, 20% - 80% Vdd level
IOH = -4 mA (Vdd = 3.3 V)
IOH = -3 mA (Vdd = 2.8 V and Vdd = 2.5 V)
IOH = -2 mA (Vdd = 1.8 V)
IOL = 4 mA (Vdd = 3.3 V)
IOL = 3 mA (Vdd = 2.8 V and Vdd = 2.5 V)
IOL = 2 mA (Vdd = 1.8 V)
Maximum frequency and supply voltage
Contact SiTime for higher output load
Time @ minimum supply voltage to be zero
f = 75 MHz, Vdd = 1.8 V
f = 75 MHz, Vdd = 2.5 V, 2.8 V or 3.3 V
f = 75 MHz, Integration bandwidth = 900 kHz to 7.5 MHz,
VDD = 2.5 V, 2.8 V, or 3.3 V
f = 75 MHz, Integration bandwidth = 900 kHz to 7.5 MHz,
VDD = 1.8 V
Output Voltage Low
VOL
10
%Vdd
Output Load
Start-up Time
RMS Period Jitter
RMS Phase Jitter (random)
Ld
T_osc
T_jitt
T_phj
0.6
0.8
15
10
6
4
pF
ms
ps
ps
ps
ps
Notes:
1. Absolute Pull Range (APR) is defined as the guaranteed pull range over temperature and voltage.
2. APR = pull range (PR) - frequency stability (F_stab).
SiTime Corporation
Rev. 1.51
990 Almanor Avenue
Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised August 9. 2010
通过Altera SoC 的TCPIP远程调试硬件
这里是我今天花了半天时间翻译的altera官方网站上的一个应用笔记,附英文原版。通过Altera SoC 的TCPIP远程调试硬件...
小梅哥 FPGA/CPLD
STM32的ADC测试还算不错,可惜没有差分通道(附图)
图片是实际的采集数据板子是英蓓特的DEMO板;程序是随机的ADC目录下的程序,硬件设置没动,修改了输出方式,增加了过采样设置,连续累加4096次ADC结果,但是除以256,相当于扩展了16倍,使 ......
kmmmmy stm32/stm8
C波段单脉冲雷达频率源
从现代雷达对频率源的基本要求出发.介绍了一种单脉冲精密测量雷达的激励源和相参本振的工程方案。并详细论述了主要部件的设计方法,...
JasonYoo 电源技术
转载:60年后的电梯,祖国叫你一定要节能!!
本帖最后由 paulhyde 于 2014-9-15 09:11 编辑 如果让你来设计未来的电梯,你会从什么角度入手?酷炫的外观、创意的结构、非凡的体验还是绿色环保的特性? 我一直在关注“60年后的电梯”网络 ......
大骞骞 能源基础设施
【Silicon Labs 开发套件评测】+ GPIO特点
552435 EFM32PG22的A、B、C、D四组管脚通过DBUS Port Mappers可以被分配给任意外设,如GPIO、I2C、SPI、UART的任意信号,这就十分灵活了,相当于管脚可以当任意功能使用,在画板的时候超级灵 ......
dql2016 Silicon Labs测评专区
altera注册问题
为什么我在altera中国官网上注册了账号,每次都显示“您的进程已经过期。请重新登录”,...
火箭_1991 FPGA/CPLD

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 156  752  844  2409  1135  4  43  27  2  3 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved