电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MUN5141T1G

产品描述Bipolar Transistors - Pre-Biased PNP DIGITAL TRANSISTOR
产品类别分立半导体    晶体管   
文件大小164KB,共11页
制造商ON Semiconductor(安森美)
官网地址http://www.onsemi.cn
下载文档 详细参数 选型对比 全文预览

MUN5141T1G在线购买

供应商 器件名称 价格 最低购买 库存  
MUN5141T1G - - 点击查看 点击购买

MUN5141T1G概述

Bipolar Transistors - Pre-Biased PNP DIGITAL TRANSISTOR

MUN5141T1G规格参数

参数名称属性值
Brand NameON Semiconductor
是否无铅不含铅
厂商名称ON Semiconductor(安森美)
包装说明HALOGEN FREE AND ROHS COMPLIANT, 419-04, SC-70, 3 PIN
针数3
制造商包装代码419-04
Reach Compliance Codecompliant
ECCN代码EAR99
Factory Lead Time4 weeks
其他特性BUILT IN BIAS RESISTOR
最大集电极电流 (IC)0.1 A
集电极-发射极最大电压50 V
配置SINGLE WITH BUILT-IN RESISTOR
最小直流电流增益 (hFE)160
JESD-30 代码R-PDSO-G3
JESD-609代码e3
湿度敏感等级1
元件数量1
端子数量3
封装主体材料PLASTIC/EPOXY
封装形状RECTANGULAR
封装形式SMALL OUTLINE
峰值回流温度(摄氏度)NOT SPECIFIED
极性/信道类型PNP
最大功率耗散 (Abs)0.31 W
表面贴装YES
端子面层Tin (Sn)
端子形式GULL WING
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
晶体管应用SWITCHING
晶体管元件材料SILICON

文档预览

下载PDF文档
MUN2141, MMUN2141L,
MUN5141, DTA115TE,
DTA115TM3, NSBA115TF3
Digital Transistors (BRT)
R1 = 100 kW, R2 =
8
kW
PNP Transistors with Monolithic Bias
Resistor Network
This series of digital transistors is designed to replace a single
device and its external resistor bias network. The Bias Resistor
Transistor (BRT) contains a single transistor with a monolithic bias
network consisting of two resistors; a series base resistor and a base−
emitter resistor. The BRT eliminates these individual components by
integrating them into a single device. The use of a BRT can reduce
both system cost and board space.
Features
PIN 1
BASE
(INPUT)
www.onsemi.com
PIN CONNECTIONS
PIN 3
COLLECTOR
(OUTPUT)
R1
R2
PIN 2
EMITTER
(GROUND)
MARKING DIAGRAMS
SC−59
CASE 318D
STYLE 1
Simplifies Circuit Design
Reduces Board Space
Reduces Component Count
S and NSV Prefix for Automotive and Other Applications Requiring
Unique Site and Control Change Requirements; AEC-Q101 Qualified
and PPAP Capable
These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS
Compliant
MAXIMUM RATINGS
(T
A
= 25°C)
Rating
Collector−Base Voltage
Collector−Emitter Voltage
Collector Current
Continuous
Input Forward Voltage
Input Reverse Voltage
Symbol
V
CBO
V
CEO
I
C
V
IN(fwd)
V
IN(rev)
Max
50
50
100
40
5
Unit
Vdc
Vdc
mAdc
Vdc
Vdc
XX MG
G
1
XXX MG
G
1
XX MG
G
1
XX M
1
XX M
1
XM 1
XXX
M
G
SOT−23
CASE 318
STYLE 6
SC−70/SOT−323
CASE 419
STYLE 3
SC−75
CASE 463
STYLE 1
SOT−723
CASE 631AA
STYLE 1
SOT−1123
CASE 524AA
STYLE 1
Stresses exceeding those listed in the Maximum Ratings table may damage the
device. If any of these limits are exceeded, device functionality should not be
assumed, damage may occur and reliability may be affected.
= Specific Device Code
= Date Code*
= Pb−Free Package
(Note: Microdot may be in either location)
*Date Code orientation may vary depending up-
on manufacturing location.
ORDERING INFORMATION
See detailed ordering, marking, and shipping information in
the package dimensions section on page 2 of this data sheet.
©
Semiconductor Components Industries, LLC, 2012
October, 2016
Rev. 3
1
Publication Order Number:
DTA115T/D

MUN5141T1G相似产品对比

MUN5141T1G MUN2141T1G DTA115TET1G
描述 Bipolar Transistors - Pre-Biased PNP DIGITAL TRANSISTOR Bipolar Transistors - Pre-Biased PNP DIGITAL TRANSISTOR Bipolar Transistors - Pre-Biased PNP DIGITAL TRANSISTOR
Brand Name ON Semiconductor - ON Semiconductor
是否无铅 不含铅 - 不含铅
厂商名称 ON Semiconductor(安森美) - ON Semiconductor(安森美)
包装说明 HALOGEN FREE AND ROHS COMPLIANT, 419-04, SC-70, 3 PIN - HALOGEN FREE AND ROHS COMPLIANT, 463, SC-75, 3 PIN
针数 3 - 3
制造商包装代码 419-04 - 463-01
Reach Compliance Code compliant - compliant
ECCN代码 EAR99 - EAR99
Factory Lead Time 4 weeks - 8 weeks
其他特性 BUILT IN BIAS RESISTOR - BUILT IN BIAS RESISTOR
最大集电极电流 (IC) 0.1 A - 0.1 A
集电极-发射极最大电压 50 V - 50 V
配置 SINGLE WITH BUILT-IN RESISTOR - SINGLE WITH BUILT-IN RESISTOR
最小直流电流增益 (hFE) 160 - 160
JESD-30 代码 R-PDSO-G3 - R-PDSO-G3
JESD-609代码 e3 - e3
湿度敏感等级 1 - 1
元件数量 1 - 1
端子数量 3 - 3
封装主体材料 PLASTIC/EPOXY - PLASTIC/EPOXY
封装形状 RECTANGULAR - RECTANGULAR
封装形式 SMALL OUTLINE - SMALL OUTLINE
峰值回流温度(摄氏度) NOT SPECIFIED - NOT SPECIFIED
极性/信道类型 PNP - PNP
最大功率耗散 (Abs) 0.31 W - 0.3 W
表面贴装 YES - YES
端子面层 Tin (Sn) - Tin (Sn)
端子形式 GULL WING - GULL WING
端子位置 DUAL - DUAL
处于峰值回流温度下的最长时间 NOT SPECIFIED - NOT SPECIFIED
晶体管应用 SWITCHING - SWITCHING
晶体管元件材料 SILICON - SILICON
vxworks5.5请教(关于isa总线和中断)
硬件平台:pc104,cpu是x86的,外扩板卡是isa总线的,中断连到IRQ5,示波器测中断引脚有2k的触发信号,中断服务程序进不去,这是怎么回事呢,我的设置是否错误? 程序代码如下: 在usrAppInit ......
windows_01 实时操作系统RTOS
加载出现错误,PLA 后缀是啥文件
一个例子,alarm clock,项目有若干个源文件,其中有一个后缀为pla的,用modelsim complie all通过了,可加载仿真的时候提示几个错误:Error: (vsim-3033) F:/hdl_src/mit/tutorial/verilog/CON ......
eeleader FPGA/CPLD
本周精彩博文分享
这些 MCU 技术博客,你看过吗?——MSP 低功耗 MCU254621 使用集成模数转换器功能降低功耗的12种有效方法你知道可以用一个单芯片实现电感邻近度感测吗?MSP MCU I2C入门指南TI LaunchPadT ......
橙色凯 TI技术论坛
关于LM3S系列的运行区间RAM和下载区间ROM FLASH设置
LM3S系列的运行区间RAM和下载区间ROM FLASH设置,请问在KEIL中怎么设置,比如说我要下载到哪个区域去,9B96的RAM和ROM FLASH的基址分别是多少?求助了...
0212009623 微控制器 MCU
MYZR IMX6 内核编译
编译内核(compile kernel)准备编译(prepare compilation)复制源码包到开发主机中(copy source code package to development host)将下载的“linux源码”复制到Linux开发主机的“~/my-imx6/02_so ......
明远智睿Lan ARM技术
基于lvgl的表盘设计
(1)main函数部分: int main(void) { delay_init(); LCD_Init(); uart_initwBaudRate(115200); TIM_Int_Init(999,71); //tp_dev.init(); //触摸 ......
Neil-slice 玄铁RISC-V活动专区

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2709  2097  294  1386  2876  40  38  35  52  27 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved