IRFI9620G, SiHFI9620G
Vishay Siliconix
Power MOSFET
PRODUCT SUMMARY
V
DS
(V)
R
DS(on)
(Ω)
Q
g
(Max.) (nC)
Q
gs
(nC)
Q
gd
(nC)
Configuration
- 200
V
GS
= - 10 V
15
3.2
8.4
Single
S
FEATURES
• Isolated Package
• High Voltage Isolation = 2.5 kV
RMS
(t = 60 s;
f = 60 Hz)
• Sink to Lead Creepage Dist. = 4.8 mm
• P-Channel
• Dynamic dV/dt
• Low Thermal Resistance
• Lead (Pb)-free Available
Available
1.5
RoHS*
COMPLIANT
TO-220 FULLPAK
DESCRIPTION
Third generation Power MOSFETs from Vishay provide the
designer with the best combination of fast switching,
ruggedized device design, low on-resistance and
cost-effectiveness.
The TO-220 FULLPAK eliminates the need for additional
insulating hardware in commercial-industrial applications.
The molding compound used provides a high isolation
capability and a low thermal resistance between the tab and
external heatsink. This isolation is equivalent to using a 100
micron mica barrier with standard TO-220 product. The
FULLPAK is mounted to a heatsink using a single clip or by
a single screw fixing.
G
G D S
D
P-Channel MOSFET
ORDERING INFORMATION
Package
Lead (Pb)-free
SnPb
TO-220 FULLPAK
IRFI9620GPbF
SiHFI9620G-E3
IRFI9620G
SiHFI9620G
ABSOLUTE MAXIMUM RATINGS
T
C
= 25 °C, unless otherwise noted
PARAMETER
Drain-Source Voltage
Gate-Source Voltage
Continuous Drain Current
Pulsed Drain Current
a
Linear Derating Factor
Single Pulse Avalanche Energy
b
Repetitive Avalanche Current
a
Repetitive Avalanche Energy
a
Maximum Power Dissipation
Peak Diode Recovery dV/dt
c
Operating Junction and Storage Temperature Range
Soldering Recommendations (Peak Temperature)
Mounting Torque
V
GS
at - 10 V
T
C
= 25 °C
T
C
= 100 °C
SYMBOL
V
DS
V
GS
I
D
I
DM
E
AS
I
AR
E
AR
P
D
dV/dt
T
J
, T
stg
LIMIT
- 200
± 20
- 3.0
- 1.9
- 12
0.24
80
- 3.0
3.0
30
- 5.0
- 55 to + 150
300
d
10
1.1
UNIT
V
A
W/°C
mJ
A
mJ
W
V/ns
°C
lbf · in
N·m
T
C
= 25 °C
for 10 s
6-32 or M3 screw
Notes
a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
b. V
DD
= - 50 V, starting T
J
= 25 °C, L = 13 mH, R
G
= 25
Ω,
I
AS
= - 3.0 A (see fig. 12).
c. I
SD
≤
- 3.9 A, dI/dt
≤
95 A/µs, V
DD
≤
V
DS
, T
J
≤
150 °C.
d. 1.6 mm from case.
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 91166
S09-0011-Rev. A, 19-Jan-09
www.vishay.com
1
IRFI9620G, SiHFI9620G
Vishay Siliconix
THERMAL RESISTANCE RATINGS
PARAMETER
Maximum Junction-to-Ambient
Maximum Junction-to-Case (Drain)
SYMBOL
R
thJA
R
thJC
TYP.
-
-
MAX.
65
4.1
UNIT
°C/W
SPECIFICATIONS
T
J
= 25 °C, unless otherwise noted
PARAMETER
Static
Drain-Source Breakdown Voltage
V
DS
Temperature Coefficient
Gate-Source Threshold Voltage
Gate-Source Leakage
Zero Gate Voltage Drain Current
Drain-Source On-State Resistance
Forward Transconductance
Dynamic
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Drain to Sink Capacitance
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Internal Drain Inductance
Internal Source Inductance
Drain-Source Body Diode Characteristics
Continuous Source-Drain Diode Current
Pulsed Diode Forward
Body Diode Voltage
Body Diode Reverse Recovery Time
Body Diode Reverse Recovery Charge
Forward Turn-On Time
Current
a
I
S
I
SM
V
SD
t
rr
Q
rr
t
on
MOSFET symbol
showing the
integral reverse
p - n junction diode
D
SYMBOL
TEST CONDITIONS
MIN.
TYP.
MAX.
UNIT
V
DS
ΔV
DS
/T
J
V
GS(th)
I
GSS
I
DSS
R
DS(on)
g
fs
C
iss
C
oss
C
rss
C
Q
g
Q
gs
Q
gd
t
d(on)
t
r
t
d(off)
t
f
L
D
L
S
V
GS
= 0 V, I
D
= - 250 µA
Reference to 25 °C, I
D
= - 1 mA
V
DS
= V
GS
, I
D
= - 250 µA
V
GS
= ± 20 V
V
DS
= - 200 V, V
GS
= 0 V
V
DS
= - 160 V, V
GS
= 0 V, T
J
= 125 °C
V
GS
= - 10 V
I
D
= - 1.8 A
b
V
DS
= - 50 V, I
D
= - 1.8 A
b
- 200
-
- 2.0
-
-
-
-
1.3
-
- 0.22
-
-
-
-
-
-
-
-
- 4.0
± 100
- 100
- 500
1.5
-
V
V/°C
V
nA
µA
Ω
S
V
GS
= 0 V,
V
DS
= - 15 V,
f = 1.0 MHz, see fig. 5
f = 1 MHz
I
D
= - 2.1 A, V
DS
= - 160 V,
see fig. 6 and 13
b
-
-
-
-
-
340
110
33
12
-
-
-
8.8
27
7.3
19
4.5
7.5
-
-
-
-
15
3.2
8.4
-
-
-
-
-
nH
-
ns
nC
pF
V
GS
= - 10 V
-
-
-
V
DD
= - 100 V, I
D
= - 3.9 A,
R
G
= 18
Ω
,
R
D
= 24
Ω,
see fig. 10
b
-
-
-
Between lead,
6 mm (0.25") from
package and center of
die contact
D
-
-
G
S
-
-
-
-
-
-
-
-
150
0.97
- 3.0
A
- 12
- 6.3
300
2.0
V
ns
µC
G
S
T
J
= 25 °C, I
S
= - 3.0 A, V
GS
= 0 V
b
T
J
= 25 °C, I
F
= - 3.9 A, dI/dt = 100 A/µs
b
Intrinsic turn-on time is negligible (turn-on is dominated by L
S
and L
D
)
Notes
a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
b. Pulse width
≤
300 µs; duty cycle
≤
2 %.
www.vishay.com
2
Document Number: 91166
S09-0011-Rev. A, 19-Jan-09
IRFI9620G, SiHFI9620G
Vishay Siliconix
TYPICAL CHARACTERISTICS
25 °C, unless otherwise noted
Fig. 1 - Typical Output Characteristics, T
C
= 25 °C
Fig. 3 - Typical Transfer Characteristics
Fig. 2 - Typical Output Characteristics, T
C
= 150 °C
Fig. 4 - Normalized On-Resistance vs. Temperature
Document Number: 91166
S09-0011-Rev. A, 19-Jan-09
www.vishay.com
3
IRFI9620G, SiHFI9620G
Vishay Siliconix
Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage
Fig. 7 - Typical Source-Drain Diode Forward Voltage
Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage
Fig. 8 - Maximum Safe Operating Area
www.vishay.com
4
Document Number: 91166
S09-0011-Rev. A, 19-Jan-09
IRFI9620G, SiHFI9620G
Vishay Siliconix
R
D
V
DS
V
GS
R
G
D.U.T.
+
-
- 10
V
Pulse
width
≤
1
µs
Duty factor
≤
0.1
%
V
DD
Fig. 10a - Switching Time Test Circuit
t
d(on)
V
GS
10
%
t
r
t
d(off)
t
f
90
%
V
DS
Fig. 9 - Maximum Drain Current vs. Case Temperature
Fig. 10b - Switching Time Waveforms
Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case
L
Vary
t
p
to obtain
required I
AS
R
G
V
DS
I
AS
V
DS
D.U.T.
I
AS
-
+
V
DD
t
p
0.01
Ω
V
DS
Fig. 12b - Unclamped Inductive Waveforms
www.vishay.com
5
V
DD
- 10
V
t
p
Fig. 12a - Unclamped Inductive Test Circuit
Document Number: 91166
S09-0011-Rev. A, 19-Jan-09
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
