电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74AUP1T34GXH

产品描述Translation - Voltage Levels Lowpower dual supply translating buffer
产品类别逻辑    逻辑   
文件大小965KB,共24页
制造商NXP(恩智浦)
官网地址https://www.nxp.com
标准
下载文档 详细参数 选型对比 全文预览

74AUP1T34GXH在线购买

供应商 器件名称 价格 最低购买 库存  
74AUP1T34GXH - - 点击查看 点击购买

74AUP1T34GXH概述

Translation - Voltage Levels Lowpower dual supply translating buffer

74AUP1T34GXH规格参数

参数名称属性值
Brand NameNXP Semiconductor
是否Rohs认证符合
厂商名称NXP(恩智浦)
零件包装代码SON
包装说明0.80 X 0.80 MM, 0.35 MM HEIGHT, PLASTIC, SOT-1226, X2SON-5
针数5
制造商包装代码SOT1226
Reach Compliance Codecompliant

文档预览

下载PDF文档
74AUP1T34
Low-power dual supply translating buffer
Rev. 5 — 4 September 2013
Product data sheet
1. General description
The 74AUP1T34 provides a single buffer with two separate supply voltages. Input A is
designed to track V
CC(A)
. Output Y is designed to track V
CC(Y)
. Both, V
CC(A)
and V
CC(Y)
accepts any supply voltage from 1.1 V to 3.6 V. This feature allows universal low voltage
interfacing between any of the 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V voltage nodes.
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall
times across the entire V
CC
range from 1.1 V to 3.6 V. This device ensures a very low
static and dynamic power consumption across the entire V
CC
range from 1.1 V to 3.6 V.
This device is fully specified for partial power-down applications using I
OFF
.
The I
OFF
circuitry disables the output, preventing the damaging backflow current through
the device when it is powered down.
2. Features and benefits
Wide supply voltage range from 1.1 V to 3.6 V
High noise immunity
Complies with JEDEC standards:
JESD8-7 (1.2 V to 1.95 V)
JESD8-5 (1.8 V to 2.7 V)
JESD8-B (2.7 V to 3.6 V)
ESD protection:
HBM JESD22-A114F Class 3A exceeds 5000 V
MM JESD22-A115-A exceeds 200 V
CDM JESD22-C101E exceeds 1000 V
Wide supply voltage range:
V
CC(A)
: 1.1 V to 3.6 V
V
CC(Y)
: 1.1 V to 3.6 V
Low static power consumption; I
CC
= 0.9
A
(maximum)
Each port operates over the full 1.1 V to 3.6 V power supply range
Latch-up performance exceeds 100 mA per JESD 78 Class II
Inputs accept voltages up to 3.6 V
Low noise overshoot and undershoot < 10 % of V
CC
I
OFF
circuitry provides partial Power-down mode operation
Multiple package options
Specified from
40 C
to +85
C
and
40 C
to +125
C

74AUP1T34GXH相似产品对比

74AUP1T34GXH 74AUP1T34GW-Q100H 74AUP1T34GM132 74AUP1T34GN132
描述 Translation - Voltage Levels Lowpower dual supply translating buffer Translation - Voltage Levels Low-power dualsupply translating buffer Fixed Inductors XFL4020 AEC-Q200 1 uH 20% 11 A Compos Translation - Voltage Levels 4.6 V XSON6

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1348  1466  1528  673  414  47  1  17  48  53 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved