电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HCTS7266HMSR

产品描述HCT SERIES, QUAD 2-INPUT XNOR GATE, UUC14
产品类别半导体    逻辑   
文件大小134KB,共8页
制造商Intersil ( Renesas )
官网地址http://www.intersil.com/cda/home/
下载文档 选型对比 全文预览

HCTS7266HMSR概述

HCT SERIES, QUAD 2-INPUT XNOR GATE, UUC14

文档预览

下载PDF文档
HCTS7266MS
August 1995
Radiation Hardened
Quad 2-Input Exclusive NOR Gate
Pinouts
14 LEAD CERAMIC DUAL-IN-LINE METAL SEAL
PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T14
TOP VIEW
A1 1
B1 2
Y1 3
Y2 4
A2 5
B2 6
GND 7
14 VCC
13 B4
12 A4
11 Y4
10 Y3
9 B3
8 A3
Features
• 3 Micron Radiation Hardened CMOS SOS
• Total Dose 200K RAD (Si)
• SEP Effective LET No Upsets: >100 MEV-cm
2
/mg
• Single Event Upset (SEU) Immunity < 2 x 10
-9
Errors/Bit-Day
(Typ)
• Dose Rate Survivability: >1 x 10
• Dose Rate Upset >10
10
12
RAD (Si)/s
RAD (Si)/s 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range: -55
o
C to +125
o
C
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
• LSTTL Input Compatibility
- VIL = 0.8V Max
- VIH = 2.0V Min
• Input Current Levels Ii
5µA at VOL, VOH
14 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE
(FLATPACK) MIL-STD-1835 CDFP3-F14
TOP VIEW
A1
B1
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VCC
B4
A4
Y4
Y3
B3
A3
Description
The Intersil HCTS7266MS is a Radiation Hardened quad 2-Input
exclusive NOR Gate. A logic level high on either one of the inputs
(A or B) will force the output (y) low. A high on both inputs, or a low
on both inputs will force the output to a logic high.
The HCTS7266MS utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of radia-
tion hardened, high-speed, CMOS/SOS Logic Family with TTL
input compatibility.
The HCTS7266MS is supplied in a 14 lead Ceramic flatpack
(K suffix) or a SBDIP Package (D suffix).
Y1
Y2
A2
B2
GND
Functional Diagram
An
Ordering Information
PART
NUMBER
HCTS7266DMSR
TEMPERATURE
RANGE
-55
o
C to +125
o
C
-55
o
C to +125
o
C
SCREENING
LEVEL
Intersil Class
S Equivalent
Intersil Class
S Equivalent
Yn
PACKAGE
14 Lead
SBDIP
14 Lead
Ceramic
Flatpack
14 Lead
SBDIP
14 Lead
Ceramic
Flatpack
Die
A
L
Bn
HCTS7266KMSR
TRUTH TABLE
INPUTS
B
L
H
L
H
OUTPUTS
Y
H
L
L
H
HCTS7266D/
Sample
HCTS7266K/
Sample
+25
o
C
+25
o
C
Sample
Sample
L
H
H
HCTS7266HMSR
+25
o
C
Die
NOTE: L = Logic Level Low, H = Logic level High
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
Spec Number
File Number
1
518627
3384.1

HCTS7266HMSR相似产品对比

HCTS7266HMSR HCTS7266K/Sample HCTS7266D/Sample HCTS7266DMSR HCTS7266KMSR HCTS7266MS
描述 HCT SERIES, QUAD 2-INPUT XNOR GATE, UUC14 HCT SERIES, QUAD 2-INPUT XNOR GATE, CDFP14 HCT SERIES, QUAD 2-INPUT XNOR GATE, CDIP14 HCT SERIES, QUAD 2-INPUT XNOR GATE, CDIP14 HCT SERIES, QUAD 2-INPUT XNOR GATE, CDFP14 HCT SERIES, QUAD 2-INPUT XNOR GATE, CDFP14

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 481  916  2390  461  1922  10  19  49  39  23 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved