电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HCTS02K

产品描述HCT SERIES, QUAD 2-INPUT NOR GATE, UUC14
产品类别半导体    逻辑   
文件大小78KB,共11页
制造商Intersil ( Renesas )
官网地址http://www.intersil.com/cda/home/
下载文档 选型对比 全文预览

HCTS02K概述

HCT SERIES, QUAD 2-INPUT NOR GATE, UUC14

文档预览

下载PDF文档
HCTS02MS
August 1995
Radiation Hardened
Quad 2-Input NOR Gate
Pinouts
14 LEAD CERAMIC DUAL-IN-LINE
METAL SEAL PACKAGE (SBDIP)
MIL-STD-1835 CDIP2-T14
TOP VIEW
Y1 1
A1 2
B1 3
Y2 4
14 VCC
13 Y4
12 B4
11 A4
10 Y3
9 B3
8 A3
Features
• 3 Micron Radiation Hardened SOS CMOS
• Total Dose 200K RAD(Si)
• SEP Effective LET No Upsets: >100 MEV-cm
2
/mg
• Single Event Upset (SEU) Immunity < 2 x 10
-9
Errors/Bit-Day
(Typ)
• Dose Rate Survivability: >1 x 10
12
Rads (Si)/s
• Dose Rate Upset >10
10
RAD(Si)/s 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range: -55
o
C
A2 5
to
+125
o
C
B2 6
GND 7
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
• LSTTL Input Compatibility
- VIL = 0.8V Max
- VIH = VCC/2 Min
• Input Current Levels Ii
5µA at VOL, VOH
Y1
A1
B1
Y2
A2
B2
GND
14 LEAD CERAMIC METAL SEAL
FLATPACK PACKAGE (FLATPACK)
MIL-STD-1835 CDFP3-F14
TOP VIEW
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VCC
Y4
B4
A4
Y3
B3
A3
Description
The Intersil HCTS02MS is a Radiation Hardened Quad 2-Input
NOR Gate. A low on both inputs forces the output to a High state.
The HCTS02MS utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family.
The HCTS02MS is supplied in a 14 lead Ceramic Flatpack Pack-
age (K suffix) or a 14 lead SBDIP Package (D suffix).
TRUTH TABLE
INPUTS
OUTPUTS
Bn
L
H
L
H
Yn
H
L
L
L
Ordering Information
PART
NUMBER
HCTS02DMSR
TEMPERATURE
RANGE
-55
o
C to +125
o
C
SCREENING
LEVEL
Intersil Class
S Equivalent
Intersil Class
S Equivalent
Sample
PACKAGE
14 Lead SBDIP
An
L
L
H
H
14 Lead Ceramic
Flatpack
14 Lead SBDIP
An
(2, 5, 8, 11)
HCTS02KMSR
-55
o
C to +125
o
C
NOTE: L = Logic Level Low, H = Logic level High
HCTS02D/
Sample
HCTS02K/
Sample
HCTS02HMSR
+25
o
C
Functional Diagram
+25
o
C
Sample
14 Lead Ceramic
Flatpack
Die
Bn
Yn
(1, 4, 10, 13)
+25
o
C
Die
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
©
Intersil Corporation 1999
Spec Number
File Number
1
518841
2137.2
DB NA
(3, 6, 9, 12)

HCTS02K相似产品对比

HCTS02K HCTS02D HCTS02HMSR HCTS02DMSR HCTS02MS HCTS02KMSR
描述 HCT SERIES, QUAD 2-INPUT NOR GATE, UUC14 HCT SERIES, QUAD 2-INPUT NOR GATE, UUC14 HCT SERIES, QUAD 2-INPUT NOR GATE, UUC14 HCT SERIES, QUAD 2-INPUT NOR GATE, CDIP14 HCT SERIES, QUAD 2-INPUT NOR GATE, UUC14 HCT SERIES, QUAD 2-INPUT NOR GATE, CDFP14

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2232  1840  1525  1051  2782  44  41  46  58  50 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved