19-2655; Rev 2; 10/04
Low-Cost, Voltage-Output, 16-Bit DACs with
Internal Reference in µMAX
General Description
The MAX5200–MAX5203 serial input, voltage-output,
16-bit digital-to-analog converters (DACs) provide
monotonic 16-bit output over temperature without any
adjustments. The MAX5200/MAX5201 operate from a
+5V single power supply featuring an internal reference
of +2.5V and an internal gain of 2, while the MAX5202/
MAX5203 operate from a +3V or +3.3V single power
supply featuring an internal reference of +1.5V and an
internal gain of 2. The MAX5200–MAX5203 DAC output
range is typically from 0 to V
DD
.
The MAX5200–MAX5203 feature a hardware reset input
(CLR) that, when pulled low, clears the output to zero
code 0000 hex (MAX5201/MAX5203) or resets the out-
put to midscale code 8000 hex (MAX5200/MAX5202).
The 3-wire serial interface is compatible with
SPI™/QSPI™/MICROWIRE™. All devices have a low-
power shutdown mode that reduces the supply current
consumption to 1µA.
The MAX5200–MAX5203 are available in a space-sav-
ing 10-pin µMAX
®
package and are guaranteed over
the extended temperature range (-40°C to +105°C).
Refer to the MAX5204–MAX5207 data sheet for external
reference versions.
♦
Guaranteed 16-Bit Monotonic
♦
Internal Reference
♦
10-Pin 5mm
✕
3mm µMAX Package
♦
Rail-to-Rail Output Amplifier
♦
Single-Supply Operation
+5V (MAX5200/MAX5201)
+3V, +3.3V (MAX5202/MAX5203)
♦
Low Power Consumption: 0.8mA
♦
Shutdown Mode Reduces Supply Current to 1µA
♦
SPI/QSPI/MICROWIRE-Compatible 3-Wire Serial
Interface
♦
Power-On-Reset Sets Output to
Midscale (MAX5200/MAX5202)
Zero Scale (MAX5201/MAX5203)
Features
MAX5200–MAX5203
Applications
Low-Cost VCO/VCXO Frequency Control
Industrial Process Control
High-Resolution Offset Adjustment
PART
MAX5200AEUB
MAX5200BEUB
MAX5200ACUB
MAX5201AEUB
MAX5201BEUB
MAX5201ACUB
MAX5202AEUB
CLR
1
REF
AGND
V
DD
OUT
2
3
4
5
10
DGND
9
SCLK
DIN
LDAC
CS
Ordering Information
TEMP RANGE
-40°C to +105°C
-40°C to +105°C
0°C to +70°C
-40°C to +105°C
-40°C to +105°C
0°C to +70°C
-40°C to +105°C
-40°C to +105°C
0°C to +70°C
-40°C to +105°C
-40°C to +105°C
0°C to +70°C
PIN-PACKAGE
10 µMAX
10 µMAX
10 µMAX
10 µMAX
10 µMAX
10 µMAX
10 µMAX
10 µMAX
10 µMAX
10 µMAX
10 µMAX
10 µMAX
Pin Configuration
TOP VIEW
MAX5202BEUB
MAX5202ACUB
MAX5203AEUB
MAX5203BEUB
MAX5203ACUB
MAX5200–
MAX5203
8
7
6
µMAX
Selector Guide appears at end of data sheet.
SPI/QSPI are trademarks of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corp.
µMAX is a registered trademark of Maxim Integrated Products, Inc.
________________________________________________________________
Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
Low-Cost, Voltage-Output, 16-Bit DACs with
Internal Reference in µMAX
MAX5200–MAX5203
ABSOLUTE MAXIMUM RATINGS
V
DD
to AGND, DGND ...............................................-0.3V to +6V
AGND to DGND.........................................……….-0.3V to +0.3V
REF, OUT to AGND.................................…-0.3V to (V
DD
+ 0.3V)
CLR, LDAC,
SCLK, DIN,
CS
to DGND .......-0.3V to (V
DD
+ 0.3V)
Maximum Current into Any Pin............................................50mA
Continuous Power Dissipation (T
A
= +70°C)
10-Pin µMAX (derate 5.6mW/°C above +70°C) ........444.4mW
Operating Temperature Ranges
MAX520_CUB .....................................................0°C to +70°C
MAX520_EUB ........................................…….-40°C to +105°C
Junction Temperature ......................................................+150°C
Storage Temperature Range .............................-60°C to +150°C
Lead Temperature (soldering, 10s) .................................+300°C
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS—MAX5200/MAX5201
(V
DD
= +4.75V to +5.25V, f
SCLK
= 10MHz (50% duty cycle), output load = 10kΩ in parallel with 250pF, T
A
= T
MIN
to T
MAX
, unless other-
wise noted. Typical values are at T
A
= +25°C.)
PARAMETER
STATIC PERFORMANCE
(Note 1)
Resolution
Integral Nonlinearity (Note 2)
N
MAX520_AEUB
INL
MAX520_ACUB
MAX520_BEUB
MAX520_A_UB (Note 3)
Differential Nonlinearity
(Note 2)
Offset Error
Gain Error
Power-Supply Rejection
DYNAMIC PERFORMANCE
DAC Output Range
Output-Voltage Slew Rate
Output Settling Time
Output Noise
DAC Glitch Impulse
Digital Feedthrough
Wake-Up Time
Power-Up Time
SR
To ±1LSB of FS,
V
STEP
= 0.25
×
V
REF
to 0.75
×
V
REF
DAC code = 8400 hex, 10kHz
Major carry transition (code 7FFF hex to
code 8000 hex)
Code = 0000 hex;
CS
= V
DD
;
LDAC
= 0; SCLK, DIN = 0 or V
DD
From software shutdown to 90% of output
code = FFFF hex, C
REF
= 0.1µF
From power applied to 90% of output
code = FFFF hex
(Note 2)
0 to
V
DD
0.6
25
175
10
10
50
10
V
V/µs
µs
nV/√Hz
nV⋅s
nV⋅s
µs
ms
GE
PSR
DNL
MAX520_BEUB (0°C to +105°C) (Note 3)
MAX520_BEUB (-40°C to 0°C)
Inferred from measurement at 1C00 hex
and FFFF hex
Within DAC output range (Note 4)
V
DD
= 5V ±5%, midscale input
±3
±0.01
±0.06
16
±10
±10
±20
±20
±20
±40
±1
±1
±2
±25
±1
±0.5
mV
%FSR
mV/V
LSB
LSB
Bits
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
2
_______________________________________________________________________________________
Low-Cost, Voltage-Output, 16-Bit DACs with
Internal Reference in µMAX
ELECTRICAL CHARACTERISTICS—MAX5200/MAX5201 (continued)
(V
DD
= +4.75V to +5.25V, f
SCLK
= 10MHz (50% duty cycle), output load = 10kΩ in parallel with 250pF, T
A
= T
MIN
to T
MAX
, unless other-
wise noted. Typical values are at T
A
= +25°C.)
PARAMETER
INTERNAL REFERENCE
V
REF
Output Voltage
V
REF
Tempco
DIGITAL INPUTS (DIN, SCLK,
CS, CLR, LDAC)
Input High Voltage
Input Low Voltage
Input Hysteresis
Input Leakage
Input Capacitance
POWER REQUIREMENTS
Positive Power Supply
Positive Supply Current
Shutdown Supply Current
TIMING CHARACTERISTICS
SCLK Frequency
SCLK Clock Period
SCLK Pulse Width High
SCLK Pulse Width Low
DIN Setup Time
DIN Hold Time
CS
Fall to SCLK Rise Setup Time
SCLK Rise to
CS
Rise Hold Time
SCLK Rise to
CS
Fall Ignore
CS
Rise to SCLK Rise Ignore
LDAC
Pulse Width
CS
Rise to
LDAC
Low Setup
SCLK Fall to
CS
Fall Ignore
CS
Pulse Width Low for Shutdown
CS
Pulse Width High
f
SCLK
t
CP
t
CH
t
CL
t
DS
t
DH
t
CSS
t
CSH
t
CS0
t
CS1
t
LDAC
t
LDACS
t
CSOL
t
CSWL
t
CSWH
100
40
40
40
0
40
0
10
40
40
40
10
40
100
10
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
V
DD
I
DD
I
SHDN
All digital inputs at 0 or V
DD
(Note 5)
All digital inputs at 0 or V
DD
4.75
0.8
1
5.25
1.5
10
V
mA
µA
V
IH
V
IL
V
HYST
I
IN
C
IN
Digital inputs = 0 or V
DD
15
200
±1
2.4
0.8
V
V
mV
µA
pF
T
A
= +25°C
T
A
= 0°C to +70°C
T
A
= -40°C to +105°C
2.48
2.5
±15
±20
2.52
V
ppm/°C
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
MAX5200–MAX5203
_______________________________________________________________________________________
3
Low-Cost, Voltage-Output, 16-Bit DACs with
Internal Reference in µMAX
MAX5200–MAX5203
ELECTRICAL CHARACTERISTICS—MAX5202/MAX5203
(V
DD
= +2.7V to +3.6V, f
SCLK
= 10MHz (50% duty cycle), output load = 10kΩ in parallel with 250pF, T
A
= T
MIN
to T
MAX
, unless otherwise
noted. Typical values are at T
A
= +25°C.)
PARAMETER
STATIC PERFORMANCE
(Note 1)
Resolution
Integral Nonlinearity (Note 2)
N
MAX520_AEUB
INL
MAX520_ACUB
MAX520_BEUB
MAX520_A_UB (Note 3)
Differential Nonlinearity
(Note 2)
Offset Error
Gain Error
Power-Supply Rejection
DYNAMIC PERFORMANCE
DAC Output Range
Voltage-Output Slew Rate
Output Settling Time
Output Noise
Reference Feedthrough
DAC Glitch Impulse
Digital Feedthrough
Wake-Up Time
Power-Up Time
SR
To ±1 LSB of FS,
V
STEP
= 0.25
✕
V
REF
to 0.75
✕
V
REF
Code = 8400 hex, 10kHz
Code = 0000 hex at 100kHz, V
REF
= 1V
P-P
Major carry transition (code 7FFF hex to
code 8000 hex)
Code = 0000 hex;
CS
= V
DD
;
LDAC
= 0; SCLK, DIN = 0 or V
DD
levels
From software shutdown to 90% of output
code = FFFF hex
From power applied to 90% of output
code = FFFF hex
(Note 2)
0 to
V
DD
0.6
25
175
1
10
10
50
10
V
V/µs
µs
nV/√Hz
mV
P-P
nV⋅s
nV⋅s
µs
ms
GE
PSR
DNL
MAX520_BEUB (0°C to +105°C) (Note 3)
MAX520_BEUB (-40°C to 0°C)
Inferred from measurement at 3800 hex and
FFFF hex
Within DAC output range (Note 4)
V
DD
= 3V ±10%, midscale input
±3
±0.01
±0.06
16
±10
±10
±20
±20
±20
±40
±1
±1
±2
±25
±1.0
±0.5
mV
%FSR
mV/V
LSB
LSB
Bits
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
4
_______________________________________________________________________________________
Low-Cost, Voltage-Output, 16-Bit DACs with
Internal Reference in µMAX
ELECTRICAL CHARACTERISTICS—MAX5202/MAX5203 (continued)
(V
DD
= +2.7V to +3.6V, f
SCLK
= 10MHz (50% duty cycle), output load = 10kΩ in parallel with 250pF, T
A
= T
MIN
to T
MAX
, unless otherwise
noted. Typical values are at T
A
= +25°C.)
PARAMETER
INTERNAL REFERENCE
V
REF
Output Voltage
V
REF
Tempco
DIGITAL INPUTS (DIN, SCLK,
CS, CLR, LDAC)
Input High Voltage
Input Low Voltage
Input Hysteresis
Input Leakage
Input Capacitance
POWER REQUIREMENTS
Positive Power Supply
Positive Supply Current
Shutdown Supply Current
TIMING CHARACTERISTICS
SCLK Frequency
SCLK Clock Period
SCLK Pulse Width High
SCLK Pulse Width Low
DIN Setup Time
DIN Hold Time
CS
Fall to SCLK Rise Setup Time
SCLK Rise to
CS
Rise Hold Time
SCLK Rise to
CS
Fall Ignore
CS
Rise to SCLK Rise Ignore
LDAC
Pulse Width
CS
Rise to
LDAC
Low Setup
SCLK Fall to
CS
Fall Ignore
CS
Pulse Width Low for Shutdown
CS
Pulse Width High
f
SCLK
t
CP
t
CH
t
CL
t
DS
t
DH
t
CSS
t
CSH
t
CS0
t
CS1
t
LDAC
t
LDACS
t
CSOL
t
CSWL
t
CSWH
100
40
40
40
0
40
0
10
40
40
40
10
40
100
10
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
V
DD
I
DD
I
SHDN
All digital inputs at 0 or V
DD
(Note 5)
All digital inputs at 0 or V
DD
2.7
0.8
1
3.6
1.5
10
V
mA
µA
V
IH
V
IL
V
HYST
I
IN
C
IN
Digital inputs = 0 or V
DD
15
200
±1
2.1
0.6
V
V
mV
µA
pF
T
A
= +25°C
T
A
= 0°C to +70°C
T
A
= -40°C to +105°C
1.46
1.5
±15
±20
1.54
V
ppm/°C
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
MAX5200–MAX5203
Note 1:
Note 2:
Note 3:
Note 4:
Note 5:
Static performance tested at V
DD
= +5.0V (MAX5200/MAX5201) and at V
DD
= +3.0V (MAX5202/MAX5203).
INL and DNL are guaranteed for outputs between 0.5V to (V
DD
- 0.5V).
Guaranteed monotonic.
V
REF
= 2.5V (MAX5200/MAX5201) and V
REF
= 1.5V (MAX5202/MAX5203).
R
L
=
∞,
digital inputs are at V
DD
or DGND.
_______________________________________________________________________________________
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
