SR2020PT - SR20150PT
Taiwan Semiconductor
CREAT BY ART
20A, 20V - 150V Dual Common Cathode Schottky Rectifiers
FEATURES
- Low power loss, high efficiency
- Guardring for overvoltage protection
- High surge current capability
- UL Recognized File # E-326243
- Compliant to RoHS Directive 2011/65/EU and
in accordance to WEEE 2002/96/EC
- Halogen-free according to IEC 61249-2-21
1
2
3
MECHANICAL DATA
Case:
TO-247AD (TO-3P)
Molding compound, UL flammability classification rating 94V-0
Part no. with suffix "H" means AEC-Q101 qualified
Packing code with suffix "G" means green compound (halogen-free)
Terminal:
Matte tin plated leads, solderable per JESD22-B102
Meet JESD 201 class 2 whisker test
Polarity:
As marked
Mounting torque:
10 in-lbs maximum
Weight:
5.6 g (approximately)
TO-247AD (TO-3P)
MAXIMUM RATINGS AND ELECTRICAL CHARACTERISTICS
(T
A
=25°C unless otherwise noted)
SR
PARAMETER
Maximum repetitive peak reverse voltage
Maximum RMS voltage
Maximum DC blocking voltage
Maximum average forward rectified current
Peak forward surge current, 8.3 ms single half sine-wave
superimposed on rated load
Maximum instantaneous forward voltage (Note 1)
I
F
= 10 A
T
J
=25°C
Maximum reverse current @ rated V
R
Typical thermal resistance
Operating junction temperature range
Storage temperature range
Note 1: Pulse test with PW=300μs, 1% duty cycle
T
J
=100°C
T
J
=125°C
R
θJC
T
J
T
STG
- 55 to +125
- 55 to +150
I
R
15
-
1.5
- 55 to +150
SYMBOL
V
RRM
V
RMS
V
DC
I
F(AV)
I
FSM
V
F
0.55
0.5
10
2020
PT
20
14
20
SR
2030
PT
30
21
30
SR
2040
PT
40
28
40
SR
2050
PT
50
35
50
20
200
0.70
0.92
0.1
-
5
°C/W
°C
°C
mA
1.02
SR
2060
PT
60
42
60
SR
PT
90
63
90
SR
PT
100
70
100
SR
UNIT
V
V
V
A
A
V
PT
150
105
150
2090 20100 20150
Document Number: DS_D1309027
Version: H15
SR2020PT - SR20150PT
Taiwan Semiconductor
ORDERING INFORMATION
PART NO.
SR20xxPT
(Note 1)
*: Optional available
PART NO.
SUFFIX
H
C0
PACKING CODE
PACKING CODE
SUFFIX
G
(*)
PACKAGE
PACKING
ITO-220AB
50 / Tube
Note 1: "xx" defines voltage from 20V (SR2020PT) to 150V (SR20150PT)
EXAMPLE
PREFERRED P/N
SR2060PTHC0G
PART NO.
SR2060PT
PART NO.
SUFFIX
H
PACKING CODE
C0
PACKING CODE
SUFFIX
G
DESCRIPTION
AEC-Q101 qualified
Green compound
RATINGS AND CHARACTERISTICS CURVES
(T
A
=25°C unless otherwise noted)
FIG. 1 FORWARD CURRENT DERATING CURVE
25
AVERAGE FORWARD CURRENT (A)
20
15
SR2020PT-2040PT
10
5
0
50
100
CASE TEMPERATURE (
°
C)
150
RESISTIVE OR
INDUCTIVE LOAD
WITH HEATSINK
SR2050PT-20150PT
PEAK FORWARD SURGE CURRENT (A)
300
250
200
150
100
50
0
1
10
NUMBER OF CYCLES AT 60 Hz
100
8.3ms Single Helf Sine Wave
FIG. 2 MAXIMUM NON-REPETITIVE FORWARD
SURGE CURRENT PER LEG
FIG. 3 TYPICAL FORWARD CHARACTERISTICS
PER LEG
100
SR2050PT-SR2060PT
INSTANTANEOUS FORWARD CURRENT(A)
INSTANTANEOUS REVERSE CURRENT (mA)
SR2020PT-SR2040PT
10
10
FIG. 4 TYPICAL REVERSE CHARACTERISTICS
PER LEG
1
T
J
=100
°
C
0.1
T
J
=25
°
C
0.01
1
SR2090PT
-100PT
SR20150PT
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1.0
INSTANTANEOUS FORWARD VOLTAGE (V)
0.001
0
20
40
60
80
100
120
140
PERCENT OF RATED PEAK REVERSE VOLTAGE (%)
Document Number: DS_D1309027
Version: H15
SR2020PT - SR20150PT
Taiwan Semiconductor
FIG. 5 TYPICAL JUNCTION CAPACITANCE
PER LEG
10000
SR2020PT-SR2040PT
CAPACITANCE (pF)
A
SR2050PT-SR2060PT
1000
f=1.0MHz
Vsig=50mVp-p
TRANSIENT THERMAL
IMPEDANCE (°C/W)
100
FIG. 6 TYPICAL TRANSIENT THERMAL IMPEDANCE
PER LEG
10
1
SR2090PT-SR20150PT
100
0.1
1
10
100
REVERSE VOLTAGE (V)
0.1
0.01
0.1
1
10
100
T, PULSE DURATION. (sec)
PACKAGE OUTLINE DIMENSIONS
TO-247AD (TO-3P)
DIM.
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
Unit (mm)
Min
15.90
7.90
5.70
20.80
3.50
19.70
-
2.90
1.93
2.97
1.12
5.20
4.90
2.70
0.51
Max
16.40
8.20
6.20
21.30
4.10
20.20
4.30
3.40
2.18
3.22
1.22
5.70
5.16
3.00
0.76
Unit (inch)
Min
0.626
0.311
0.224
0.819
0.138
0.776
-
0.114
0.076
0.117
0.044
0.205
0.193
0.106
0.020
Max
0.646
0.323
0.244
0.839
0.161
0.795
0.169
0.134
0.086
0.127
0.048
0.224
0.203
0.118
0.030
MARKING DIAGRAM
P/N
G
YWW
F
= Marking Code
= Green Compound
= Date Code
= Factory Code
Document Number: DS_D1309027
Version: H15
SR2020PT - SR20150PT
Taiwan Semiconductor
CREAT BY ART
Notice
Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf,
assumes no responsibility or liability for any errors or inaccuracies.
Information contained herein is intended to provide a product description only. No license, express or implied, to
any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of
sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty,
relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose,
merchantability, or infringement of any patent, copyright, or other intellectual property right.
The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications.
Customers using or selling these products for use in such applications do so at their own risk and agree to fully
indemnify TSC for any damages resulting from such improper use or sale.
Document Number: DS_D1309027
Version: H15
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
