74LVX245
LOW VOLTAGE CMOS OCTAL BUS TRANSCEIVER
(3-STATE) WITH 5V TOLERANT INPUTS
s
s
s
s
s
s
s
s
s
s
s
HIGH SPEED:
t
PD
=4.7ns (TYP.) at V
CC
= 3.3V
5V TOLERANT INPUTS
POWER-DOWN PROTECTION ON INPUTS
INPUT VOLTAGE LEVEL:
V
IL
= 0.8V, V
IH
= 2V at V
CC
=3V
LOW POWER DISSIPATION:
I
CC
= 4
µA
(MAX.) at T
A
=25°C
LOW NOISE:
V
OLP
= 0.5V (TYP.) at V
CC
=3.3V
SYMMETRICAL OUTPUT IMPEDANCE:
|I
OH
| = I
OL
= 4 mA (MIN) at V
CC
=3V
BALANCED PROPAGATION DELAYS:
t
PLH
≅
t
PHL
OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 2V to 3.6V (1.2V Data Retention)
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 245
IMPROVED LATCH-UP IMMUNITY
SOP
TSSOP
Table 1: Order Codes
PACKAGE
SOP
TSSOP
T&R
74LVX245MTR
74LVX245TTR
DESCRIPTION
The 74LVX245 is a low voltage CMOS OCTAL
BUS BUFFER (3-STATE) fabricated with
sub-micron silicon gate and double-layer metal
wiring C
2
MOS technology. It is ideal for low
power, battery operated and low noise 3.3V
applications.
This IC is intended for two-way asynchronous
communication between data busses; the
direction of data transmission is determined by
Figure 1: Pin Connection And IEC Logic Symbols
DIR input. The enable input G can be used to
disable the device so that the busses are
effectively isolated.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage.
This device can be used to interface 5V to 3V. It
combines high speed performance with the true
CMOS low power consumption.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
All floating bus terminals during High Z state must
be held HIGH or LOW.
August 2004
Rev. 5
1/12
74LVX245
Figure 2: Input Equivalent Circuit
Table 2: Pin Description
PIN N°
1
2, 3, 4, 5, 6,
7, 8, 9
18, 17, 16,
15, 14, 13,
12, 11
19
10
20
SYMBOL
DIR
A1 to A8
B1 to B8
NAME AND FUNCTION
Directional Control
Data Inputs/Outputs
Data Inputs/Outputs
G
GND
V
CC
Output Enable Input
Ground (0V)
Positive Supply Voltage
Table 3: Truth Table
INPUTS
G
L
L
H
X :Don‘t Care
Z : High Impedance
FUNCTION
OUTPUT
DIR
L
H
X
A BUS
OUTPUT
INPUT
Z
B BUS
INPUT
OUTPUT
Z
A=B
B=A
Z
Table 4: Absolute Maximum Ratings
Symbol
V
CC
V
I
V
O
I
IK
I
OK
I
O
Supply Voltage
DC Input Voltage
DC Output Voltage
DC Input Diode Current
DC Output Diode Current
DC Output Current
Parameter
Value
-0.5 to +7.0
-0.5 to +7.0
-0.5 to V
CC
+ 0.5
- 20
±
20
±
25
±
50
-65 to +150
300
Unit
V
V
V
mA
mA
mA
mA
°C
°C
I
CC
or I
GND
DC V
CC
or Ground Current
Storage Temperature
T
stg
T
L
Lead Temperature (10 sec)
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
Table 5: Recommended Operating Conditions
Symbol
V
CC
V
I
V
O
T
op
dt/dv
Supply Voltage (note 1)
Input Voltage
Output Voltage
Operating Temperature
Input Rise and Fall Time (note 2) (V
CC
= 3V)
Parameter
Value
2 to 3.6
0 to 5.5
0 to V
CC
-55 to 125
0 to 100
Unit
V
V
V
°C
ns/V
1) Truth Table guaranteed: 1.2V to 3.6V
2) V
IN
from 0.8V to 2.0V
2/12
74LVX245
Table 6: DC Specifications
Test Condition
Symbol
Parameter
V
CC
(V)
2.0
3.0
3.6
2.0
3.0
3.6
2.0
3.0
3.0
V
OL
Low Level Output
Voltage
2.0
3.0
3.0
I
OZ
High Impedance
Output Leakage
Current
Input Leakage
Current
Quiescent Supply
Current
3.6
3.6
3.6
I
O
=-50
µA
I
O
=-50
µA
I
O
=-4 mA
I
O
=50
µA
I
O
=50
µA
I
O
=4 mA
V
I
= V
IH
or V
IL
V
O
= V
CC
or GND
V
I
= 5V or GND
V
I
= V
CC
or GND
T
A
= 25°C
Min.
1.5
2.0
2.4
0.5
0.8
0.8
1.9
2.9
2.58
0.0
0.0
0.1
0.1
0.36
±0.25
±
0.1
4
2.0
3.0
1.9
2.9
2.48
0.1
0.1
0.44
±
2.5
±
1
40
Typ.
Max.
Value
-40 to 85°C
Min.
1.5
2.0
2.4
0.5
0.8
0.8
1.9
2.9
2.4
0.1
0.1
0.55
±
5
±
1
40
µA
µA
µA
V
V
Max.
-55 to 125°C
Min.
1.5
2.0
2.4
0.5
0.8
0.8
Max.
V
Unit
V
IH
High Level Input
Voltage
Low Level Input
Voltage
High Level Output
Voltage
V
IL
V
V
OH
I
I
I
CC
Table 7: Dynamic Switching Characteristics
Test Condition
Symbol
Parameter
V
CC
(V)
3.3
T
A
= 25°C
Min.
Typ.
0.5
-0.8
C
L
= 50 pF
2.0
-0.5
V
Max.
0.8
Value
-40 to 85°C
Min.
Max.
-55 to 125°C
Min.
Max.
Unit
V
OLP
V
OLV
V
IHD
V
ILD
Dynamic Low
Voltage Quiet
Output (note 1, 2)
Dynamic High
Voltage Input
(note 1, 3)
Dynamic Low
Voltage Input
(note 1, 3)
3.3
3.3
0.8
1) Worst case package.
2) Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V, (n-1) outputs switching and one output at GND.
3) Max number of data inputs (n) switching. (n-1) switching 0V to 3.3V. Inputs under test switching: 3.3V to threshold (V
ILD
), 0V to threshold
(V
IHD
), f=1MHz.
3/12
74LVX245
Table 8: AC Electrical Characteristics
(Input t
r
= t
f
= 3ns)
Test Condition
Symbol
Parameter
V
CC
(V)
2.7
2.7
3.3
(*)
t
PZL
t
PZH
Output Enable
Time
3.3
(*)
2.7
2.7
3.3
(*)
t
PLZ
t
PHZ
t
OSLH
t
OSHL
3.3
(*)
2.7
3.3
(*)
2.7
3.3
(*)
C
L
(pF)
15
50
15
50
15
50
15
50
50
50
50
50
T
A
= 25°C
Min.
Typ.
6.1
8.6
4.5
7.2
7.1
9.6
5.5
8.0
11.6
9.7
0.5
0.5
Max.
11.4
14.9
7.1
10.6
13.8
17.3
8.8
12.3
16.0
11.4
1.0
1.0
Value
-40 to 85°C
Min.
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
Max.
13.5
17.0
8.5
12.0
16.5
20.0
10.5
14.0
19.0
13.0
1.5
1.5
-55 to 125°C
Min.
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
Max.
15.0
18.0
9.5
13.0
17.5
21.0
12.
15.0
20.5
14.5
1.5
1.5
ns
ns
ns
ns
Unit
t
PLH
t
PHL
Propagation Delay
Time
Output Disable
Time
Output to Output
Skew Time (note
1,2)
1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switch-
ing in the same direction, either HIGH or LOW
2) Parameter guaranteed by design
(*) Voltage range is 3.3V
±
0.3V
Table 9: Capacitive Characteristics
Test Condition
Symbol
Parameter
V
CC
(V)
3.3
3.3
3.3
f
IN
= 10MHz
T
A
= 25°C
Min.
Typ.
5
10
32
Max.
Value
-40 to 85°C
Min.
Max.
10
15
-55 to 125°C
Min.
Max.
10
15
pF
pF
pF
Unit
C
IN
C
i/o
C
PD
Input Capacitance
Input/Output
Capacitance
Power Dissipation
Capacitance
(note 1)
1) C
PD
is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I
CC(opr)
= C
PD
x V
CC
x f
IN
+ I
CC
/8 (per circuit)
4/12
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
