CD22M3494
Data Sheet
May 29, 2014
FN2793.8
16 x 8 x 1 BiMOS-E Crosspoint Switch
The Intersil CD22M3494 is an array of 128 analog switches
capable of handling signals from DC to video. Because of
the switch structure, input signals may swing through the
total supply voltage range, V
DD
to V
EE
. Each of the 128
switches may be addressed via the ADDRESS input to the 7
to 128 line decoder. The state of the addressed switch is
established by the signal to the DATA input. A low or zero
input will open the switch, while a high logic level or a one
will result in closure of the addressed switch when the
STROBE input goes high from its normally low state. Any
number or combination of connections may be active at one
time. Each connection, however, must be made or broken
individually in the manner previously described. All switches
may be reset by taking the RESET input from a zero state to
a one state and then returning it to its normal low state.
CS allows crosspoint array to be cascaded for matrix
expansion.
Features
• 128 Analog Switches
• Low r
ON
• Guaranteed r
ON
Matching
• Analog Signal Input Voltage Equal to the Supply Voltage
• Wide Operating Voltage . . . . . . . . . . . . . . . . . . 4V to 15V
• Parallel Input Addressing
• High Latch-Up Current . . . . . . . . . . . . . . . . . . 50mA (Min)
• Very Low Crosstalk
• Pin and Functionally Compatible with the Following Types:
SGS M3494 and Mitel MT8816
• Pb-Free (RoHS Compliant)
Applications
• PBX Systems
• Instrumentation
• Analog and Digital Multiplexers
• Video Switching Networks
Block Diagram
CS STROBE
DATA
RESET
VDD
AX0
AX1
AX2
AX3
AY0
AY1
AY2
1
1
1
7 TO 128
DECODER
128
LATCHES
128
LEVEL
SHIFTERS
128
16 X 8
SWITCH
ARRAY
X0 - X15
VSS
VEE
Y0 - Y7
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
|
Copyright Intersil Americas LLC 2000, 2005, 2006, 2014. All Rights Reserved
Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.
All other trademarks mentioned are the property of their respective owners.
CD22M3494
Ordering Information
PART NUMBER
(Note
3)
CD22M3494EZ
CD22M3494MQZ (Note
1)
CD22M3494MQAZ (Note
1)
CD22M3494SQZ (Note
1)
NOTES:
1. Add “96” suffix for tape and reel. At one time the "QZ" and "QAZ" were different products, but since 1994 these parts have been
exactly
the same.
2. Pb-free PDIPs can be used for through-hole wave solder processing only. They are not intended for use in Reflow solder processing applications.
3. Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate
termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are
MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
PART
MARKING
CD22M3494EZ
CD22M3494MQZ
CD22M3494MQAZ
CD22M3494SQZ
TEMP. RANGE
(°C)
-40 to 85
-40 to 85
-40 to 85
-40 to 85
PACKAGE
(Pb-Free)
40 Ld PDIP (Note
2)
44 Ld PLCC (Mitel Ld Compatible)
44 Ld PLCC (Mitel Ld Compatible)
44 Ld PLCC (SGS Ld Compatible)
PKG. DWG.
#
E40.6
N44.65
N44.65
N44.65
Pinouts
CD22M3494E
(PDIP)
TOP VIEW
Y3 1
AY2 2
RESET 3
AX3 4
AX0 5
X14 6
X15 7
X6 8
X7 9
X8 10
X9 11
X10 12
X11 13
NC 14
Y7 15
VSS 16
Y6 17
STROBE 18
Y5 19
VEE 20
40 VDD
39 Y2
38 DATA
37 Y1
36 CS
35 Y0
34 NC
33 X0
32 X1
31 X2
30 X3
29 X4
28 X5
27 X12
26 X13
25 AY1
V SS
V EE
AY0
AY1
V EE
AX1
AX2
AY0
AX1
STROBE
STROBE
AX2
AY1
X14 7
X15 8
X6 9
X7 10
X8 11
X9 12
X10 13
X11 14
NC 15
NC 16
Y7 17
39 Y0
38 NC
37 X0
36 X1
35 X2
34 X3
33 X4
32 X5
31 X12
30 X13
29 NC
X14 7
X15 8
X6 9
X7 10
X8 11
X9 12
X10 13
X11 14
NC 15
NC 16
V SS 17
18 19 20 21 22 23 24 25 26 27 28
Y7
Y6
Y5
Y4
NC
39 CS
38 NC
37 X0
36 X1
35 X2
34 X3
33 X4
32 X5
31 X12
30 X13
29 NC
CD22M3494MQ
(PLCC) (MITEL LEAD COMPATIBLE)
TOP VIEW
RESET
DATA
V DD
AX0
AX3
AY2
CD22M3494SQ
(PLCC) (SGS LEAD COMPATIBLE)
TOP VIEW
RESET
V DD
AX0
AX3
AY2
DATA
NC
CS
NC
Y3
Y2
Y1
Y3
Y2
Y1
6
5
4
3
2
1 44 43 42 41 40
6
5
4
3
2
1 44 43 42 41 40
24 AY0
23 AX2
22 AX1
21 Y4
18 19 20 21 22 23 24 25 26 27 28
Y6
Y5
Y4
NC
Submit Document Feedback
2
Y0
FN2793.8
May 29, 2014
CD22M3494
Pin Descriptions
40 LD PDIP
PIN NO.
44 LD PLCC
PIN NO.
MQ
SQ
DESCRIPTION
SYMBOL
POWER SUPPLIES
V
DD
V
SS
V
EE
ADDRESS
AX0 - AX3
AY0 - AY2
CONTROL
DATA
STROBE
38
18
42
20
DATA Input determines the state of the addressed switch. A high or one
will close the switch. A low or zero will open the switch.
STROBE Input enables the action defined by the DATA and ADDRESS
Inputs. A low or zero results in no action. The ADDRESS Input must be
stable before the STROBE Input goes to the active high level. The DATA
Input must be stable on the failing edge of the STROBE.
MASTER RESET. A high or one on this line opens all switches.
39
CHIP SELECT. Device is selected when CS is at a high level, allows the
crosspoint array to be cascaded for matrix expansion.
5, 22, 23 and 4
24, 25 and 2
5, 24, 25 and 4
26, 27 and 2
X Address Lines. These pins select one of the 16 rows of switches. See
the Truth Table on
page 7
for the valid addresses.
Y Address Lines. These pins select one of the 8 columns of switches. See
the Truth Table on
page 7
for the valid addresses.
40
16
20
44
18
22
44
17
22
Positive Supply.
Negative Supply (Digital).
Negative Supply (Analog).
RESET
CS
INPUTS/OUTPUTS
X0 - X5
X6 - X11
X12 - X15
Y0 - Y7
I/O
3
36
40
3
33-28, 8-13, 27,
26, 6, 7
37-32, 9-14, 31, 30, 7, 8
Analog or Digital Inputs/Outputs. These pins are the rows X0 - X15.
35, 37, 39, 1, 21, 39, 41, 43, 1, 23, 40, 41, 43, 1, 23, Analog or Digital Inputs/Outputs. These pins are the columns Y0 - Y7.
19, 17, 15
21, 19, 17
21, 19, 18
Submit Document Feedback
3
FN2793.8
May 29, 2014
CD22M3494
Absolute Maximum Ratings
DC Supply Voltage (V
DD
)
Voltages Referenced to V
EE
. . . . . . . . . . . . . . . . . . . -0.5V to 16V
DC Supply Voltage (V
DD
)
Voltages Referenced to V
SS
. . . . . . . . . . . . . . . . . . . -0.5V to 16V
DC Input Diode Current, I
IN
For V
I
, Digital < V
SS
-0.5V or V
I
,
Analog < V
EE
-0.5V or V
I
> V
DD
0.5V . . . . . . . . . . . . . . . . . ±20mA
DC Output Diode Current, I
OK
For V
O
, Digital < V
SS
-0.5V or V
O
,
Analog < V
EE
-0.5V or V
O
> V
DD
0.5V. . . . . . . . . . . . . . . . . ±20mA
DC Transmission Gate Current . . . . . . . . . . . . . . . . . . . . . . . ±25mA
Power Dissipation Per Package (Po)
For T
A
= -40°C to +85°C (PDIP). . . . . . . . . . . . . . . . . . . . .500mW
For T
A
= -40°C to +85°C (PLCC) . . . . . . . . . . . . . . . . . . . .600mW
Thermal Information
Thermal Resistance (Typical,
Note 4)
JA
(°C/W)
PDIP Package* . . . . . . . . . . . . . . . . . . . . . . . . . . . .
55
PLCC Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
43
Maximum Junction Temperature Plastic Package . . . . . . . . . +150°C
Maximum Storage Temperature Range (T
STG
). . . .-65°C to +150°C
Pb-Free Reflow Profile. . . . . . . . . . . . . . . . . . . . . . . . . . . see
TB493
*Pb-free PDIPs can be used for through hole wave solder processing
only. They are not intended for use in Reflow solder processing.
applications.
Operating Conditions
Operating Temperature Range (T
A
)
Package Type E and Q . . . . . . . . . . . . . . . . . . . . .-40°C to +85°C
Supply Voltage Range
For T
A
= Full Package Temperature Range
V
SS
= 0V, V
EE
= 0V, V
DD
. . . . . . . . . . . . . . . . . . . . . . . 4V to 15V
DC Input or Output Voltage V
I
or V
O
. . . . . . . . . . . . . . . V
EE
to V
DD
Digital Input Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . V
SS
to V
DD
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
4.
JA
is measured with the component mounted on an evaluation PC board in free air.
Electrical Specifications
PARAMETER
STATIC CONTROLS
Supply Current
T
A
= -40°C to +85°C, V
DD
= 5V, V
SS
= 0V, V
EE
= 0V, Unless Otherwise Specified
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
I
DD
V
DD
= 5V, Logic Inputs = V
DD
V
DD
= 15V, Logic Inputs = V
DD
-
-
2.4
(Note
5)
-
-
-
-
-
-
2
5
-
0.8
(Note
5)
±10
(Note
7)
mA
mA
V
V
µA
High-Level Input Voltage
Low-Level Input Voltage
Input Leakage Current, Digital
V
IH
V
IL
I
IN
V
DD
= 5V
Reset = Low (Note
6)
-
Electrical Specifications
PARAMETER
STATIC CROSSPOINTS
ON Resistance
T
A
= -40°C to +85°C, V
DD
= 12V, V
SS
= 0V, V
EE
= 0V, Unless Otherwise Specified.
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
r
ON
V
SS
= V
EE
= 0V,
T
A
= +25°C, V
IN
= V
DD
/2,
VX - VY = 0.2V
V
DD
= 10V
V
DD
= 12V
-
-
-
-
-
40
36
50
45
6
75
65
75
65
10
ON Resistance
r
ON
T
A
= -40°C to +85°C,
V
DD
= 10V
V
IN
= V
DD
/2, VX -VY = 0.2V,
V
DD
= 12V
V
SS
= V
EE
= 0V
T
A
= +25°C, V
IN
= V
DD
/2, VX - VY = 0.2V,
V
SS
= V
EE
= 0V, V
DD
= 12V
Difference in ON Resistance
Between Any Two Switches
r
ON
Submit Document Feedback
4
FN2793.8
May 29, 2014
CD22M3494
Electrical Specifications
PARAMETER
Difference in ON Resistance
Between Any Two Switches
OFF-State Leakage Current
T
A
= -40°C to +85°C, V
DD
= 12V, V
SS
= 0V, V
EE
= 0V, Unless Otherwise Specified.
(Continued)
SYMBOL
r
ON
TEST CONDITIONS
T
A
= -40°C to +85°C, V
IN
= V
DD
/2,
VX - VY = 0.2V, V
DD
= 12V
V
SS
= V
EE
= 0V, VDD = 12V
|VX - VY| = 12V
MIN
-
TYP
-
MAX
10
UNITS
I
L
-
-
±10
(Note
7)
µA
Electrical Specifications
PARAMETER
DYNAMIC CROSSPOINTS
Switch I/O Capacitance
Switch Feedthrough Capacitance
T
A
= +25°C, V
SS
= 0V, V
EE
= 0V, V
DD
= 14V, C
L
= 50pF, Unless Otherwise Specified.
TEST CONDITIONS
MIN
TYP
MAX
UNITS
V
IN
= V
DD
/2, f = 1MHz
V
IN
= V
DD
/2, f = 1MHz
-
-
-
-
0.3
5
50
0.01
-95
10
5
75
20
-
30
-
-
-
-
-
-
pF
pF
ns
MHz
%
dB
MHz
kHz
mV
PEAK
Propagation Delay Time (Switch ON)
Signal Input to Output, t
PHL
or t
PLH
Frequency Response Channel ON
f = 20log (VX/VY) = -3dB
Total Harmonic, THD
Feedthrough Channel OFF
Feedthrough = 20log (VX/VY) = F
DT
Frequency for Signal Crosstalk, f
CT
Attenuation of:
Control Crosstalk
DATA-Input, ADDRESS,
or STROBE to Output
40dB
110dB
C
L
= 3pF, R
L
= 75, V
IN
= 2V
P-P
V
IN
= 2V
P-P
, f = 1kHz
V
IN
= 2V
P-P
, f = 1kHz
V
IN
= 2V
P-P
, R
L
= 75
V
IN
= 2V
P-P
, R
L
= 1k || 10pF
Control Input = 3V
P-P
Square Wave, t
R
= t
F
= 10ns
R
IN
= 1K, R
OUT
= 10k || 10pF
-
-
-
-
-
-
Electrical Specifications
PARAMETER
DYNAMIC CONTROLS
Digital Input Capacitance
Propagation Delay Time
STROBE to Output
Switch Turn-ON
Switch Turn-OFF
DATA-IN to Output
Turn-ON to High Level
Turn-ON to Low Level
ADDRESS to Output
Turn-ON to High Level
Turn-OFF to Low Level
T
A
= +25°C, V
SS
= 0V, V
EE
= 0V, V
DD
= 14V, R
L
= 1k || 50pF, Unless Otherwise Specified.
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
C
IN
V
IN
= 5V, f = 1MHz
-
5
-
pF
t
PSN
t
PSF
t
PZH
t
PZL
t
PAN
t
PAF
-
-
50
50
100
100
ns
ns
-
-
60
70
100
100
ns
ns
-
-
70
70
-
-
ns
ns
Submit Document Feedback
5
FN2793.8
May 29, 2014
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
