TN2504
N-Channel Enhancement-Mode
Vertical DMOS FET
Features
►
►
►
►
►
►
►
Low threshold (1.6V max.)
High input impedance
Low input capacitance (125pF max.)
Fast switching speeds
Low on-resistance
Free from secondary breakdown
Low input and output leakage
General Description
This low threshold, enhancement-mode (normally-off)
transistor utilizes a vertical DMOS structure and Supertex’s
well-proven, silicon-gate manufacturing process. This
combination produces a device with the power handling
capabilities of bipolar transistors and the high input
impedance and positive temperature coefficient inherent
in MOS devices. Characteristic of all MOS structures, this
device is free from thermal runaway and thermally-induced
secondary breakdown.
Supertex’s vertical DMOS FETs are ideally suited to a
wide range of switching and amplifying applications where
very low threshold voltage, high breakdown voltage, high
input impedance, low input capacitance, and fast switching
speeds are desired.
Applications
►
►
►
►
►
►
►
Logic level interfaces - ideal for TTL and CMOS
Solid state relays
Battery operated systems
Photo voltaic drives
Analog switches
General purpose line drivers
Telecom switches
Ordering Information
Device
TN2504
Package Option
TO-243AA (SOT-89)
TN2504N8-G
BV
DSS
/BV
DGS
(V)
R
DS(ON)
(max)
(Ω)
I
D(ON)
(min)
(A)
V
GS(TH)
(max)
(V)
40
1.0
4.0
1.6
-G indicates package is RoHS compliant (‘Green’)
Pin Configuration
DRAIN
Absolute Maximum Ratings
Parameter
Drain-to-source voltage
Drain-to-gate voltage
Gate-to-source voltage
Operating and storage temperature
Soldering temperature*
Value
BV
DSS
BV
DGS
±20V
-55
O
C to +150
O
C
300
O
C
GATE
SOURCE
DRAIN
TO-243AA (SOT-89) (N8)
Product Marking
TN5LW
W = Code for week sealed
= “Green” Packaging
Package may or may not include the following marks: Si or
Absolute Maximum Ratings are those values beyond which damage to the device
may occur. Functional operation under these conditions is not implied. Continuous
operation of the device at the absolute rating level may affect device reliability. All
voltages are referenced to device ground.
*
Distance of 1.6mm from case for 10 seconds.
TO-243AA (SOT-89) (N8)
●
1235 Bordeaux Drive, Sunnyvale, CA 94089
●
Tel: 408-222-8888
●
www.supertex.com
TN2504
Thermal Characteristics
Package
TO-243AA (SOT-89)
(continuous)
(mA)
I
D
†
(pulsed)
(A)
I
D
Power Dissipation
@T
A
= 25
O
C
(W)
O
( C/W)
θ
jc
( C/W)
O
θ
ja
(mA)
I
DR
†
I
DRM
(A)
890
4.5
1.6
‡
15
78
‡
890
4.5
Notes:
† I
D
(continuous) is limited by max rated T
j
.
‡ Mounted on FR5 Board, 25mm x 25mm x 1.57mm.
Electrical Characteristics
(T
Sym
BV
DSS
V
GS(th)
ΔV
GS(th)
I
GSS
I
DSS
I
D(ON)
R
DS(ON)
ΔR
DS(ON)
G
FS
C
ISS
C
OSS
C
RSS
t
d(ON)
t
r
t
d(OFF)
t
f
V
SD
t
rr
Parameter
Gate threshold voltage
A
= 25
O
C unless otherwise specified)
Min
40
0.6
-
-
-
-
1.0
4.0
-
-
-
500
-
-
-
-
-
-
-
-
-
Typ
-
-
-3.8
-
-
-
1.7
4.5
1.25
0.8
-
700
70
50
20
-
-
-
-
1.2
300
Max
-
1.6
-4.5
100
10
1.0
-
-
1.5
1.0
0.75
-
125
70
25
10
10
25
13
1.8
-
Units
V
V
nA
µA
mA
A
Ω
%/
O
C
Conditions
V
GS
= 0V, I
D
= 2.0mA
V
GS
= V
DS
, I
D
= 1.0mA
V
GS
= ± 20V, V
DS
= 0V
V
GS
= 0V, V
DS
= Max Rating
V
DS
= 0.8Max Rating,
V
GS
= 0V, T
A
= 125°C
V
GS
= 5.0V, V
DS
= 15V
V
GS
= 10V, V
DS
= 15V
V
GS
= 5.0V, I
D
= 300mA
V
GS
= 10V, I
D
= 1.5A
V
GS
= 10V, I
D
= 1.5A
V
GS
= 0V,
V
DS
= 20V,
f = 1.0MHz
V
DD
= 20V,
I
D
= 500mA,
R
GEN
= 25Ω
V
GS
= 0V, I
SD
= 1.5A
V
GS
= 0V, I
SD
= 1.0mA
Drain-to-source breakdown voltage
Change in V
GS(th)
with temperature
Gate body leakage
Zero gate voltage drain current
On-state drain current
Static drain-to-source on-state resistance
Change in R
DS(ON)
with temperature
Forward transductance
Input capacitance
Common source output capacitance
Reverse transfer capacitance
Turn-on delay time
Rise time
Turn-off delay time
Fall time
Diode forward voltage drop
Reverse recovery time
mV/
O
C V
GS
= V
DS
, I
D
= 1.0mA
mmho V
DS
= 15V, I
D
= 2.0A
pF
ns
V
ns
Notes:
1. All D.C. parameters 100% tested at 25
O
C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.
Switching Waveforms and Test Circuit
10V
V
DD
PULSE
GENERATOR
R
L
OUTPUT
90%
10%
t
(ON)
INPUT
0V
t
(OFF)
t
r
t
d(OFF)
t
F
t
d(ON)
V
DD
R
GEN
10%
90%
10%
INPUT
D.U.T.
OUTPUT
0V
90%
●
1235 Bordeaux Drive, Sunnyvale, CA 94089
●
Tel: 408-222-8888
●
www.supertex.com
2
TN2504
Typical Performance Curves
°
°
°
T
A
°
°
°
●
1235 Bordeaux Drive, Sunnyvale, CA 94089
●
Tel: 408-222-8888
●
www.supertex.com
3
TN2504
Typical Performance Curves
(cont.)
BV
DSS
Variation with Temperature
2.0
1.1
On-Resistance vs. Drain Current
V
GS
= 5V
B V
D S S
( norma liz e d)
R
D S ( O N )
( ohms )
V
GS
= 10V
1.0
1.0
0.9
0
-50
0
50
100
150
0
1
2
3
4
5
T
j
(
°C)
I
D
(amperes)
Transfer Characteristics
10
1.4
V
(th)
and R
DS
Variation with Temperature
1.6
8
V
DS
= 15V
V
G S ( th)
( norma liz e d)
R
DS
@ 10V, 1.5A
1.2
1.4
I
D
( a mpe re s )
6
T
A
= -55
°C
25°C
V
(th)
@ 1mA
1.2
1.0
1.0
0.8
0.8
0.6
0.6
4
2
125
°C
0
0
2
4
6
8
10
-50
0
50
100
150
V
GS
(volts)
T
j
(
°C)
Gate Drive Dynamic Characteristics
10
Capacitance vs. Drain-to-Source Voltage
100
f = 1MHz
8
75
V
DS
= 10V
C
ISS
V
G S
( volts )
6
130 pF
C ( pic ofa ra ds )
50
C
OSS
25
4
V
DS
= 40V
2
C
RSS
0
0
60 pF
40
0
0.4
0.8
1.2
1.6
2.0
0
10
20
30
V
DS
(volts)
Q
G
(nanocoulombs)
●
1235 Bordeaux Drive, Sunnyvale, CA 94089
●
Tel: 408-222-8888
●
www.supertex.com
4
R
D S ( O N )
( norma liz e d)
TN2504
3-Lead TO-243AA (SOT-89) Package Outline (N8)
b
b1
Symbol
Dimensions
(mm)
MIN
NOM
MAX
A
1.40
-
1.60
b
0.44
-
0.56
b1
0.36
-
0.48
C
0.35
-
0.44
D
4.40
-
4.60
D1
1.62
-
1.83
E
2.29
-
2.60
E1
2.13
-
2.29
e
1.50
BSC
e1
3.00
BSC
H
3.94
-
4.25
L
0.89
-
1.20
JEDEC Registration TO-243, Variation AA, Issue C, July 1986.
Drawings not to scale.
Supertex Doc. #:
DSPD-3TO243AAN8, Version D070908.
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline
information go to
http://www.supertex.com/packaging.html.)
Supertex inc.
does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an
adequate “product liability indemnification insurance agreement.”
Supertex inc.
does not assume responsibility for use of devices described, and limits its liability to the
replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications
are subject to change without notice. For the latest product specifications refer to the
Supertex inc.
website: http//www.supertex.com.
©2009
All rights reserved. Unauthorized use or reproduction is prohibited.
Doc.# DSFP-TN2504
A012409
5
1235 Bordeaux Drive, Sunnyvale, CA 94089
Tel: 408-222-8888
www.supertex.com
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
