a
Dual Channel, 12-Bit 105 MSPS IF Sampling
A/D Converter with Analog Input
Signal Conditioning
AD10200
includes two wide-dynamic range ADCs. Each ADC has a
transformer coupled front-end optimized for Direct-IF sampling.
The AD10200 has on-chip track-and-hold circuitry, and utilizes
an innovative architecture to achieve 12-bit, 105 MSPS perfor-
mance. The AD10200 uses innovative high-density circuit
design to achieve exceptional matching and performance while
still maintaining excellent isolation, and providing for significant
board area savings.
The AD10200 operates with 5.0 V supply for the analog-to-
digital conversion. Each channel is completely independent
allowing operation with independent encode and analog inputs.
The AD10200 is packaged in a 68-lead ceramic chip carrier
package. Manufacturing is done on Analog Devices, Inc. MIL-
38534 Qualified Manufacturers Line (QML) and components
are available up to Class-H (–50°C to +125°C).
PRODUCT HIGHLIGHTS
FEATURES
Dual, 105 MSPS Minimum Sample Rate
Channel-Channel Isolation, >80 dB
AC-Coupled Signal Conditioning Included
Gain Flatness up to Nyquist: < 0.2 dB
Input VSWR 1.1:1 to Nyquist
80 dB Spurious-Free Dynamic Range
Two’s Complement Output Format
3.3 V or 5 V CMOS-Compatible Output Levels
0.850 W per Channel
Industrial and Military Grade
APPLICATIONS
Radar IF Receivers
Phased Array Receivers
Communications Receivers
Secure Communications
GPS Antijamming Receivers
Multichannel, Multimode Receivers
PRODUCT DESCRIPTION
1. Guaranteed sample rate of 105 MSPS.
2. Input signal conditioning with full power bandwidth to
250 MHz.
3. Fully tested/characterized performance at 121 MHz A
IN
.
4. Optimized for IF sampling.
The AD10200 is a full channel ADC solution with on-module
signal conditioning for improved dynamic performance and
fully matched channel-to-channel performance. The module
FUNCTIONAL BLOCK DIAGRAM
A
IN
A2
7
A
IN
B2
63
D00A
34
(LSB)
D01A
33
T1A
D02A
32
D03A
31
D04A
30
D05A
29
D06A
28
D07A
25
D08A
24
D09A
23
D10A
22
D11A
21
(MSB)
TIMING
REF
REF
TIMING
OUTPUT RESISTORS
OUTPUT RESISTORS
12
ADC
12
ADC
12
12
T/H
50
50
T1B
50
D00B
(LSB)
49
D01B
48
D02B
47
D03B
46
D04B
AD10200
T/H
45
D05B
42
D06B
41
D07B
40
D08B
39
D09B
38
D10B
37
D11B
(MSB)
18
17
3
56
53
54
ENCODEA
ENCODEA
REF_A_OUT
REF_B_OUT
ENCODEB
ENCODEB
REV.
B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
©Analog Devices, Inc.,
2001–2016
AD10200* PRODUCT PAGE QUICK LINKS
Last Content Update: 02/23/2017
COMPARABLE PARTS
View a parametric search of comparable parts.
SOFTWARE AND SYSTEMS REQUIREMENTS
•
Military Part Cross-Reference Guide
•
Military Products by Function
•
Military Products by GENERIC Part Number
•
SMD to Generic Cross Reference
EVALUATION KITS
•
AD10200 Evaluation Board
DOCUMENTATION
Application Notes
•
AN-280: Mixed Signal Circuit Technologies
•
AN-282: Fundamentals of Sampled Data Systems
•
AN-297: Test Video A/D Converters Under Dynamic
Conditions
•
AN-302: Exploit Digital Advantages in an SSB Receiver
•
AN-342: Analog Signal-Handling for High Speed and
Accuracy
•
AN-345: Grounding for Low-and-High-Frequency Circuits
•
AN-501: Aperture Uncertainty and ADC System
Performance
•
AN-715: A First Approach to IBIS Models: What They Are
and How They Are Generated
•
AN-737: How ADIsimADC Models an ADC
•
AN-741: Little Known Characteristics of Phase Noise
•
AN-756: Sampled Systems and the Effects of Clock Phase
Noise and Jitter
•
AN-835: Understanding High Speed ADC Testing and
Evaluation
•
AN-905: Visual Analog Converter Evaluation Tool Version
1.0 User Manual
•
AN-935: Designing an ADC Transformer-Coupled Front
End
Data Sheet
•
AD10200: Dual Channel, 12-Bit 105 MSPS IF Sampling A/D
Converter with Analog Input Data Sheet
TOOLS AND SIMULATIONS
•
Visual Analog
REFERENCE MATERIALS
Technical Articles
•
Class T Satellite Products
•
Correlating High-Speed ADC Performance to Multicarrier
3G Requirements
•
DNL and Some of its Effects on Converter Performance
•
MS-2210: Designing Power Supplies for High Speed ADC
•
Multi-Channel Analog-to-Digital Converter Module
Integration
DESIGN RESOURCES
•
AD10200 Material Declaration
•
PCN-PDN Information
•
Quality And Reliability
•
Symbols and Footprints
DISCUSSIONS
View all AD10200 EngineerZone Discussions.
SAMPLE AND BUY
Visit the product page to see pricing options.
TECHNICAL SUPPORT
Submit a technical question or find your regional support
number.
DOCUMENT FEEDBACK
Submit feedback for this data sheet.
This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not
trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
AD10200–SPECIFICATIONS
Parameter
RESOLUTION
DC ACCURACY
Differential Nonlinearity
Integral Nonlinearity
No Missing Codes
Gain Error
2
Output Offset
ANALOG INPUT
Input Voltage Range
Input Impedance
Input VSWR
3
Analog Input Bandwidth, High
Analog Input Bandwidth, Low
ANALOG REFERENCE
Output Voltage
Load Current
Tempco
SWITCHING PERFORMANCE
Maximum Conversion Rate
Minimum Conversion Rate
Duty Cycle
Aperture Delay (t
A
)
Aperture Uncertainty (Jitter)
Output Valid Time (t
V
)
4
Output Propagation Delay (
PD
)
4
Output Rise Time (t
R
)
Output Fall Time (t
F
)
DIGITAL INPUTS
Encode Input Common Mode
Differential Input (Enc,
Enc)
Logic “1” Voltage
Logic “0” Voltage
Input Resistance
Input Capacitance
DIGITAL OUTPUTS
Logic “1” Voltage
4
Logic “0” Voltage
4
Output Coding
POWER SUPPLY
5
Power Dissipation
6
Power Supply Rejection Ratio
I (DV
DD
) Current
I (AV
CC
) Current
DYNAMIC PERFORMANCE
Signal-to-Noise Ratio (SNR)
7
(Without Harmonics)
f
IN
= 10 MHz
f
IN
= 41 MHz
f
IN
= 71 MHz
f
IN
= 121 MHz
Full
Full
Full
Full
Full
25°C
25°C
Full
Full
Full
Full
25°C
Full
Full
Full
Full
25°C
25°C
Full
Full
25°C
25°C
Full
Full
Full
Full
Full
25°C
Full
Full
Temp
1
(V
DD
= 3.3 V, V
CC
= 5.0 V; ENCODE = 105 MSPS, unless otherwise noted)
Test
Level
MIL
Subgroup
Min
Typ
12
IV
IV
I
I
I
V
V
IV
IV
IV
I
V
V
I
IV
IV
V
V
IV
IV
V
V
IV
IV
IV
IV
IV
V
VI
VI
12
12
1, 2, 3
1, 2, 3
1, 2, 3
–0.99
–3
–9
–12
±
0.5
±
0.75
Guaranteed
±
1
+0.99
+3
+9
+12
Max
Unit
Bits
LSB
LSB
% FS
LSB
V p-p
Ω
Ratio
MHz
MHz
V
mA
ppm/°C
MSPS
MSPS
%
ns
ps rms
ns
ns
ns
ns
V
V
V
V
kΩ
pF
V
V
12
12
12
1, 2, 3
200
1
2.4
2.048
50
1.1:1
250
1.25:1
2.5
5
50
2.6
4, 5, 6
12
12
105
45
50
1.0
0.25
5.3
5.5
3.5
3.3
1.6
10
55
12
12
12
12
12
12
12
12
12
3.0
4.5
8.0
1.2
0.4
2.0
3
2.0
5.0
0.8
8
5
4.5
1, 2, 3
1, 2, 3
3.1
3.3
0
0.2
Two’s Complement
1800
±
0.5
25
340
2200
±
5
40
410
Full
Full
Full
Full
I
IV
I
I
1, 2, 3
12
1, 2, 3
1, 2, 3
mW
mV/V
mA
mA
25°C
Full
25°C
Full
25°C
Full
25°C
Full
V
V
I
II
I
II
I
II
4
5, 6
4
5, 6
4
5, 6
64
62
62.5
61.5
61
61
67
66
66.5
65
66.4
64
65
64
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
–2–
REV.
B
AD10200
Parameter
DYNAMIC PERFORMANCE
(Continued)
Signal-to-Noise Ratio (SINAD)
8
(With Harmonics)
f
IN
= 10 MHz
f
IN
= 41 MHz
f
IN
= 71 MHz
f
IN
= 121 MHz
Spurious Free Dynamic Range
9
f
IN
= 10 MHz
f
IN
= 41 MHz
f
IN
= 71 MHz
f
IN
= 121 MHz
Two-Tone Intermodulation
Distortion
10
(IMD)
f
IN
= 10 MHz; f
IN
= 12 MHz
f
IN
= 71 MHz; f
IN
= 72 MHz
f
IN
= 121 MHz; f
IN
= 122 MHz
Channel-to-Channel Isolation
11
f
IN
= 121 MHz
Temp
Test
Level
MIL
Subgroup
Min
Typ
Max
Unit
25°C
Full
25°C
Full
25°C
Full
25°C
Full
25°C
Full
25°C
Full
25°C
Full
25°C
Full
V
V
I
II
I
II
I
II
V
V
I
II
I
II
I
II
4
5, 6
4
5, 6
4
5, 6
63
60.5
61
57
56
53
66
63
65.5
63
63.5
60
58.5
55
81
70
81
74
65
58
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
4
5, 6
4
5, 6
4
5, 6
73
67.5
67
60
61
55.5
25°C
Full
25°C
Full
25°C
Full
Full
V
V
V
V
I
II
IV
4
5, 6
12
55.5
53
80
86
81
70
65
62
57
85
dBc
dBc
dBc
dBc
dBc
dBc
dB
NOTES
1
All ac specifications tested by driving ENCODE and
ENCODE
differentially.
2
Gain Error measured at 2.5 MHz.
3
Input VSWR guaranteed 10 MHz to 200 MHz.
4
t
V
and t
PD
are measured from the transition points of the ENCODE input to the 50%/50% levels of the digital outputs swing. The digital output load during test is
not to exceed an ac load of 10 pF or a dc current of
±
40 mA.
5
Supply voltages should remain stable within
±
5% for normal operation.
6
Power dissipation measured with encode at rated speed and 0 dBm analog input.
7
Analog Input signal power at –1 dBFS; signal-to-noise ratio (SNR) is the ratio of signal level to total noise (first 5 harmonic removed). Encode = 105 MSPS. SNR
is reported in dBFS, related back to converter full scale.
8
Analog Input signal power at –1 dBFS; signal-to-noise and distortion (SINAD) is the ratio of signal level to total noise + harmonics. Encode = 105 MSPS. SINAD
is reported in dBFS, related back to converter full scale.
9
Analog Input signal equal –1 dBFS; SFDR is ratio of converter full scale to worst spur.
10
Both input tones at –7 dBFS; two tone intermodulation distortion (IMD) rejection is the ratio of either tone to the worst third order intermod product. f1 = x MHz
±
100 kHz, f2 = x MHz
±
100 kHz.
11
Channel-to-Channel isolation tested with A Channel/50
Ω
terminated (A
IN
A2) grounded and a full-scale signal applied to B Channel (A
IN
B2).
Specifications subject to change without notice.
REV.
B
–3–
AD10200
ABSOLUTE MAXIMUM RATINGS
1, 2
Table I. Output Coding (VREF = 2.5 V) (Two’s Complement)
V
DD
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 V
V
CC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 V
Analog Inputs . . . . . . . . . . . . . . . . . . . . . . . . 5 V p-p(18 dBm)
Digital Inputs . . . . . . . . . . . . . . . . . . . –0.5 V to V
DD
+ 0.5 V
Digital Output Current . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
Operating Temperature . . . . . . . . . . . . . . . . –50°C to +125°C
Storage Temperature . . . . . . . . . . . . . . . . . . –65°C to +150°C
Maximum Junction Temperature . . . . . . . . . . . . . . . . . 175°C
Maximum Case Temperature . . . . . . . . . . . . . . . . . . . . 150°C
NOTES
1
Stresses above those listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions outside of those indicated in the operation
sections of this specification is not implied. Exposure to absolute maximum ratings
for extended periods may affect device reliability.
2
Typical thermal impedances for “Z” package:
θ
JC
= 2.22°C/W;
θ
JA
= 24.3°C/W.
Code
+2047
•
•
0
–1
•
•
–2048
A
IN
(V)
+1.024
•
•
0
–0.00049
•
•
–1.024
Digital Output
0111 1111 1111
•
•
0000 0000 0000
1111 1111 1111
•
•
1000 0000 0000
EXPLANATION OF TEST LEVELS
Test Level
I.
II.
100% production tested.
100% production tested at 25°C and sample tested at
specific temperatures.
III. Sample tested only.
IV. Parameter is guaranteed by design and characterization
testing.
V. Parameter is a typical value only.
VI. 100% production tested at 25°C; guaranteed by design and
characterization testing for industrial temperature range.
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the AD10200 features proprietary ESD protection circuitry, permanent damage may occur on
devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are
recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
Revision History
Location
8/2016
Data Sheet changed from REV.
A
to REV.
B.
Page
Change Operating Temperature Range.
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . .1,
4
Moved
Ordering Guide
. . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
19
Changes to Ordering Guide
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
19
Updated Outline Dimensions .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
19
Data Sheet changed from REV. 0 to REV. A.
Edit to ABSOLUTE MAXIMUM RATINGS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Edit to Figure 5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Edit to ENCODE Inputs section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Edit to Figure 9a . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
–4–
REV.
B
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
