74LVC16244A; 74LVCH16244A
16-bit buffer/line driver; 5 V input/output tolerant; 3-state
Rev. 14 — 15 June 2017
Product data sheet
1
General description
The 74LVC16244A; 74LVCH16244A are 16-bit non-inverting buffer/line drivers with
3-state bus compatible outputs. The device can be used as four 4-bit buffers, two 8-bit
buffers or one 16-bit buffer. It features four output enable inputs, (1OE to 4OE) each
controlling four of the 3-state outputs. A HIGH on nOE causes the outputs to assume a
high-impedance OFF-state.
Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be
applied to the outputs. These features allow the use of these devices in mixed 3.3 V and
5 V applications.
The 74LVCH16244A bus hold on data inputs eliminates the need for external pull-up
resistors to hold unused inputs.
2
Features and benefits
•
•
•
•
•
•
•
•
•
5 V tolerant inputs/outputs for interfacing with 5 V logic
Wide supply voltage range from 1.2 V to 3.6 V
CMOS low power consumption
Multibyte flow-through standard pin-out architecture
Low inductance multiple power and ground pins for minimum noise and ground bounce
Direct interface with TTL levels
High-impedance when V
CC
= 0 V
All data inputs have bus hold. (74LVCH16244A only)
Complies with JEDEC standard:
–
JESD8-7A (1.65 V to 1.95 V)
–
JESD8-5A (2.3 V to 2.7 V)
–
JESD8-C/JESD36 (2.7 V to 3.6 V)
•
ESD protection:
–
HBM JESD22-A114F exceeds 2000 V
–
MM JESD22-A115-B exceeds 200 V
–
CDM JESD22-C101E exceeds 1000 V
•
Specified from -40 °C to +85 °C and -40 °C to +125 °C
Nexperia
74LVC16244A; 74LVCH16244A
16-bit buffer/line driver; 5 V input/output tolerant; 3-state
3
Ordering information
Temperature
range
-40 °C to +125 °C
Table 1. Ordering information
Type number
74LVC16244ADL
74LVCH16244ADL
74LVC16244ADGG
74LVCH16244ADGG
74LVC16244AEV
74LVCH16244AEV
74LVC16244ABX
74LVCH16244ABX
Package
Name
SSOP48
Description
plastic shrink small outline package; 48 leads;
body width 7.5 mm
plastic thin shrink small outline package;
48 leads; body width 6.1 mm
Version
SOT370-1
-40 °C to +125 °C
TSSOP48
SOT362-1
-40 °C to +125 °C
VFBGA56
plastic very thin fine-pitch ball grid array package; SOT702-1
56 balls; body 4.5 x 7 x 0.65 mm
plastic compatible thermal enhanced extremely
thin quad flat package; no leads; 60 terminals;
body 4 x 6 x 0.5 mm
SOT1134-2
-40 °C to +125 °C
HXQFN60
4
Functional diagram
1A0
47
2
1Y0
3A0
36
13
3Y0
1A1
46
3
1Y1
3A1
35
14
3Y1
1A2
44
5
1Y2
3A2
33
16
3Y2
1
1OE
48
2OE
25
3OE
24
4OE
1A0
1A1
1A2
1A3
2A0
47
46
44
43
41
40
38
37
36
35
33
32
30
29
27
26
EN1
EN2
EN3
EN4
1
1
2
3
5
6
1
2
8
9
11
12
1
3
13
14
16
17
1
4
19
20
22
23
1Y0
1Y1
1Y2
1Y3
2Y0
2Y1
2Y2
2Y3
3Y0
3Y1
3Y2
3Y3
4Y0
4Y1
4Y2
4Y3
1A3
1OE
43
1
6
1Y3
3A3
3OE
32
25
17
3Y3
2A0
41
8
2Y0
4A0
30
19
4Y0
2A1
2A2
2A3
3A0
3A1
3A2
3A3
4A0
4A1
4A2
4A3
2A1
40
9
2Y1
4A1
29
20
4Y1
2A2
38
11
2Y2
4A2
27
22
4Y2
2A3
2OE
37
48
12
2Y3
4A3
4OE
26
24
23
4Y3
mna996
001aae231
Pin numbers are shown for SSOP48 and TSSOP48
packages only.
Figure 1. Logic symbol
Pin numbers are shown for SSOP48 and TSSOP48
packages only.
Figure 2. IEC logic symbol
74LVC_LVCH16244A
All information provided in this document is subject to legal disclaimers.
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 14 — 15 June 2017
2 / 19
Nexperia
74LVC16244A; 74LVCH16244A
16-bit buffer/line driver; 5 V input/output tolerant; 3-state
V
CC
data input
to internal circuit
mna705
Figure 3. Bus hold circuit
5
Pinning information
5.1 Pinning
1OE
1Y0
1Y1
GND
1Y2
1Y3
V
CC
2Y0
2Y1
1
2
3
4
5
6
7
8
9
48 2OE
47 1A0
46 1A1
45 GND
44 1A2
43 1A3
42 V
CC
41 2A0
40 2A1
39 GND
38 2A2
37 2A3
36 3A0
35 3A1
34 GND
33 3A2
32 3A3
31 V
CC
30 4A0
29 4A1
28 GND
27 4A2
26 4A3
25 3OE
001aaj052
GND 10
2Y2 11
2Y3 12
3Y0 13
3Y1 14
GND 15
3Y2 16
3Y3 17
V
CC
18
4Y0 19
4Y1 20
GND 21
4Y2 22
4Y3 23
4OE 24
74LVC16244A
74LVCH16244A
ball A1
74LVCH16244A
index area
1 2 3 4 5 6
A
B
C
D
E
F
G
H
J
K
001aaj053
74LVC16244A
Figure 4. Pin configuration SOT370-1 (SSOP48) and
SOT362-1 (TSSOP48)
Transparent top view
Figure 5. Pin configuration SOT702-1 (VFBGA56)
74LVC_LVCH16244A
All information provided in this document is subject to legal disclaimers.
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 14 — 15 June 2017
3 / 19
Nexperia
74LVC16244A; 74LVCH16244A
16-bit buffer/line driver; 5 V input/output tolerant; 3-state
terminal 1
index area
D1
A32
A31
A30
A29
A28
A27
D4
A1
D5
B20
B19
B18
D8
A26
A2
B1
A3
B2
A4
B3
A5
B4
A6
B5
A7
B6
A8
B7
A9
GND
(1)
B11
B12
B15
B16
B17
A25
A24
A23
A22
74LVC16244A
74LVCH16244A
B14
A21
B13
A20
A19
A18
A10
D6
B8
B9
B10
D7
A17
D2
A11
A12
A13
A14
A15
A16
D3
001aaj054
Transparent top view
(1) This is not a supply pin, the substrate is attached to this pad using conductive die attach material. There is no electrical
or mechanical requirement to solder this pad however if it is soldered the solder land should remain floating or be
connected to GND.
Figure 6. Pin configuration SOT1134-2 (HXQFN60)
5.2 Pin description
74LVC_LVCH16244A
All information provided in this document is subject to legal disclaimers.
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 14 — 15 June 2017
4 / 19
Nexperia
74LVC16244A; 74LVCH16244A
16-bit buffer/line driver; 5 V input/output tolerant; 3-state
Table 2. Pin description
Symbol
Pin
SOT370-1 and
SOT362-1
SOT702-1
A1, A6, K6, K1
B2, B1, C2, C1
D2, D1, E2, E1
F1, F2, G1, G2
H1, H2, J1, J2
Description
SOT1134-2
A30, A29, A14, A13
B20, A31, D5, D1
A2, B2, B3, A5
A6, B5, B6, A9
D2, D6, A12, B8
A32, A3, A8, A11, A16,
A19, A24, A27
A1, A10, A17, A26
B18, A28, D8, D4
A25, B16, B15, A22
A21, B13, B12, A18
D3, D7, A15, B10
output enable input
(active LOW)
data output
data output
data output
data output
ground (0 V)
supply voltage
data input
data input
data input
data input
1OE, 2OE,
3OE, 4OE
1, 48, 25, 24
1Y0 to 1Y3 2, 3, 5, 6
2Y0 to 2Y3 8, 9, 11, 12
3Y0 to 3Y3 13, 14, 16, 17
4Y0 to 4Y3 19, 20, 22, 23
GND
V
CC
4, 10, 15, 21, 28,34, 39, 45 B3, B4, D3, D4, G3, G4,
J3, J4
7, 18, 31, 42
C3, C4, H3, H4
B5, B6, C5, C6
D5, D6, E5, E6
F6, F5, G6, G5
H6, H5, J6, J5
1A0 to 1A3 47, 46, 44, 43
2A0 to 2A3 41, 40, 38, 37
3A0 to 3A3 36, 35, 33, 32
4A0 to 4A3 30, 29, 27, 26
n.c.
-
A2, A3, A4, A5, K2, K3,K4, A4, A7, A20, A23, B1,B4, not connected
K5
B7, B9, B11, B14,B17, B19
6
Functional description
Table 3. Function table
H = HIGH voltage level; L = LOW voltage level; X = don’t care; Z = high-impedance OFF-state.
Control
nOE
L
L
H
Input
nAn
L
H
X
Output
nYn
L
H
Z
74LVC_LVCH16244A
All information provided in this document is subject to legal disclaimers.
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 14 — 15 June 2017
5 / 19
编程基础
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
