电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SiT3701AC-24-18C-5000000

产品描述VCXO Oscillators 50MHz 1.8Volts APR60 100ppm -20C +70C
产品类别无源元件   
文件大小115KB,共4页
制造商SiTime
下载文档 详细参数 全文预览

SiT3701AC-24-18C-5000000在线购买

供应商 器件名称 价格 最低购买 库存  
SiT3701AC-24-18C-5000000 - - 点击查看 点击购买

SiT3701AC-24-18C-5000000概述

VCXO Oscillators 50MHz 1.8Volts APR60 100ppm -20C +70C

SiT3701AC-24-18C-5000000规格参数

参数名称属性值
产品种类
Product Category
VCXO Oscillators
制造商
Manufacturer
SiTime
RoHSDetails
封装 / 箱体
Package / Case
QFN-4
长度
Length
3.2 mm
宽度
Width
2.5 mm
系列
Packaging
Bulk
产品
Product
MEMS
工厂包装数量
Factory Pack Quantity
1
类型
Type
VCMO
单位重量
Unit Weight
0.000564 oz

文档预览

下载PDF文档
SiT3701
Smallest Voltage Controlled MEMS Oscillator (VCMO)
Features, Benefits and Applications
The world’s only VCMO with programmable pull range: ±60 PPM, ±120 PPM, ±240 PPM
Typical pull range linearity of 0.06%
1-110 MHz frequency range
LVCMOS/LVTTL compatible output
Typical power consumption of 6.1 mA in active mode
Typical VCMO tuning voltage: 0 V to 1.85 V for all Vdds
Four industry-standard 4-pin packages: 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2, 7.0 x 5.0 mm
All-silicon timing device with outstanding reliability of 2 FIT (10x improvement over
quartz-based devices), enhancing system MTBF
Ultra short lead time
Ideal for Set-top Box, DTV, DVD-R, instrumentation, low bandwidth analog PLL,
networking and communications
Specifications
Electrical Characteristics
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
1
-20
-25
-30
-50
Pull Range
[1,2]
Typ.
±60, ±120, ±240
0.06
Positive slope
1.8
2.5
2.8
3.3
6.7
6.1
1
1
Max.
110
+20
+25
+30
+50
1.85
0.1
0.25
+70
+85
1.89
2.75
3.08
3.63
7.5
6.7
55
60
2.0
2.5
Unit
MHz
PPM
PPM
PPM
PPM
PPM
V
V
%
°C
°C
V
V
V
V
mA
mA
%
%
ns
ns
%Vdd
Condition
Inclusive of: Initial stability, operating temperature, rated power,
supply voltage change, load change.
±20 PPM is available for extended commercial temperature
only.
PR
VC_U
VC_L
Lin
T_use
Vdd
1.55
0
-20
-40
1.71
2.25
2.52
2.97
45
40
90
Upper Control Voltage
Lower Control Voltage
Linearity
Frequency Change Polarity
Operating Temperature Range
Supply Voltage
All Vdds. Voltage at which maximum deviation (+60, +120,
+240 PPM) is guaranteed.
All Vdds. Voltage at which maximum deviation (-60, -120,
-240 PPM) is guaranteed.
Extended Commercial
Industrial
Current Consumption
Duty Cycle
Rise/Fall Time
Output Voltage High
Idd
DC
Tr, Tf
VOH
No load condition, f = 20 MHz, Vdd = 2.5 V, 2.8 V or 3.3 V
No load condition, f = 20 MHz, Vdd = 1.8 V
All Vdds. f <= 75 MHz
All Vdds. f > 75 MHz
Vdd = 2.5, 2.8 or 3.3 V, 20% - 80% Vdd level
Vdd = 1.8 V, 20% - 80% Vdd level
IOH = -4 mA (Vdd = 3.3 V)
IOH = -3 mA (Vdd = 2.8 V and Vdd = 2.5 V)
IOH = -2 mA (Vdd = 1.8 V)
IOL = 4 mA (Vdd = 3.3 V)
IOL = 3 mA (Vdd = 2.8 V and Vdd = 2.5 V)
IOL = 2 mA (Vdd = 1.8 V)
Maximum frequency and supply voltage
Contact SiTime for higher output load
Time @ minimum supply voltage to be zero
f = 75 MHz, Vdd = 1.8 V
f = 75 MHz, Vdd = 2.5 V, 2.8 V or 3.3 V
f = 75 MHz, Integration bandwidth = 900 kHz to 7.5 MHz,
VDD = 2.5 V, 2.8 V, or 3.3 V
f = 75 MHz, Integration bandwidth = 900 kHz to 7.5 MHz,
VDD = 1.8 V
Output Voltage Low
VOL
10
%Vdd
Output Load
Start-up Time
RMS Period Jitter
RMS Phase Jitter (random)
Ld
T_osc
T_jitt
T_phj
0.6
0.8
15
10
6
4
pF
ms
ps
ps
ps
ps
Notes:
1. Absolute Pull Range (APR) is defined as the guaranteed pull range over temperature and voltage.
2. APR = pull range (PR) - frequency stability (F_stab).
SiTime Corporation
Rev. 1.51
990 Almanor Avenue
Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised August 9. 2010
有无 多组输出恒流方案
LED电源越来越多采用多路输出多路恒流的方案,请问各位都是怎么实现的比较合理; 会增加成本吧,有无实用的电路原理图参考一下;记得是实用的;安规EMI这块有保证 吗?期待回答 邮箱czf04 ......
czf0408 LED专区
求助“SIM800C封装——半圆弧问题”
请问,图中半圆弧部分该画在哪个层+半圆弧的位置写了“KEEP OUT OF AREA”还有必要画半圆弧PCB么? ...
biu12138biu PCB设计
OBD 取电问题
汽车OBD 接口电压启动后 与息火后 除了电压的压差区别还有什么不同?(如波形,交流成分。。。。) 能否检测的到? 想用OBD接口取电,给记录仪供电 现在方案通过电压压差来控制开关 做了 ......
125981821 汽车电子
电子初学者(大学生)应重点掌握哪些知识?
打看这篇文章的,我想都是电子爱好者或电类专业学生。不知道大家都处于什么一个阶段,这篇文章是写给入门者的,要解决一个问题:初学者应重点掌握什么电子知识,大学阶段如何学习? 先说点貌 ......
sdfdfg 模拟电子
Verilog不能合成mos门原语吗?
如图,在书上看到的一个小例程,然后用quartusii V14.1对其进行综合,显示Verilog不能合成MOS开关门原语。这段代码是在康华光的第五版的数电上看到的啊,为什么不能综合? ...
平漂流 FPGA/CPLD
brd 转AD能用的版本
354754 354753 354752 354751 请大神帮忙转一下格式,小白实在只会用AD6。被老大骂死了.... V13那个可能会不行 请帮帮忙 ...
lunzilx PCB设计

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2923  983  808  196  667  52  27  25  53  45 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved