IRS20955(S)PbF
Not recommended for new design
Please refer to
IRS20957
Data Sheet No. PD60303
IRS20955(S)PbF
PROTECTED DIGITAL AUDIO DRIVER
Features
•
•
•
•
•
•
•
•
Floating PWM input enables easy half-bridge
implementation
Programmable bidirectional over-current protection
with self-reset function
Programmable preset deadtime for improved THD
performances
High noise immunity
±100
V ratings deliver up to 500 W in output power
3.3 V/5 V logic compatible input
Operates up to 800 kHz
RoHS compliant
Product Summary
V
OFFSET
(max)
Gate driver
Selectable deadtime
Propagation delay
OC protection delay
Shutdown propagation
delay
I
o+
I
o-
±
100 V
1.0 A
1.2 A
15 ns, 25 ns,
35 ns, 45ns
90 ns
500 ns (max)
250 ns (max)
Description
The IRS20955 is a high voltage, high speed MOSFET driver
with a floating PWM input designed for Class D audio
amplifier applications.
Bi-directional current sensing detects over-current
conditions during positive and negative load currents without
any external shunt resistors. A built-in protection control
block provides a secure protection sequence against over-
current conditions and a programmable reset timer.
The internal deadtime generation block enables accurate
gate switching and optimum deadtime setting for better
audio performance, such as lower THD and lower audio
noise floor.
Package
Typical Connection
IRS20955 (S)
VDD
CSD
IN
PWM
VSS
NC
VREF
OCSET
DT
CSH
VB
HO
VS
NC
VCC
LO
COM
+B
Speaker
(Please refer to Lead
Assignments for correct
pin configuration. This
diagram shows
electrical connections
only)
Vcc
12V
-B
www.irf.com
1
IRS20955(S)PbF
Absolute Maximum Ratings
Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters
are absolute voltages referenced to COM; all currents are defined positive into any lead. The thermal resistance and
power dissipation ratings are measured under board mounted and still air conditions
.
Symbol
V
B
V
S
V
HO
V
CSH
V
CC
V
LO
V
DD
V
SS
V
IN
V
CSD
V
DT
V
OCSET
V
REF
I
DDZ
I
CCZ
I
BSZ
I
OREF
d V
S
/dt
d V
SS
/dt
d V
SS
/dt
P
D
R
th,JA
T
J
T
S
T
L
Definition
High-side floating supply voltage
High-side floating supply voltage (Note1)
High-side floating output voltage
CSH pin input voltage
Low-side fixed supply voltage (Note1)
Low-side output voltage
Floating input supply voltage
Floating input supply voltage (Note1)
PWM input voltage
CSD pin input voltage
DT pin input voltage
OCSET pin input voltage
VREF pin voltage
Floating input supply Zener clamp current (Note1)
Low side supply Zener clamp current (Note1)
Floating supply Zener clamp current (Note1)
Reference output current
Allowable V
S
voltage slew rate
Allowable V
SS
voltage slew rate (Note2)
Allowable V
SS
voltage slew rate upon power-up (Note3)
Maximum power dissipation
Thermal resistance, junction to ambient
Junction temperature
Storage temperature
Lead temperature (soldering, 10 seconds)
Min.
-0.3
V
B
-20
Vs-0.3
Vs-0.3
-0.3
-0.3
-0.3
(See I
DDZ
)
V
SS
-0.3
V
SS
-0.3
-0.3
-0.3
-0.3
-
-
-
-
-
-
-
-
-
-
-55
-
Max.
220
V
B
+0.3
V
B
+0.3
V
B
+0.3
20
V
CC
+0.3
210
V
DD
+0.3
V
DD
+0.3
V
DD
+0.3
V
CC
+0.3
V
CC
+0.3
V
CC
+0.3
10
10
10
5
50
50
50
1.0
115
150
150
300
Units
V
mA
V/ns
V/ms
W
°C/W
°C
Note1:
V
DD
-
V
SS
,
V
CC
-COM and
V
B
-
V
S
contain internal shunt Zener diodes. Please note that the voltage ratings of these
can be limited by the clamping current.
Note2: For the rising and falling edges of step signal of 10 V. V
ss
=15 V to 200 V.
Note3: V
ss
ramps up from 0 V to 200 V.
www.irf.com
2
IRS20955(S)PbF
Recommended Operating Conditions
For proper operation, the device should be used within the recommended conditions below. All voltage parameters are
absolute voltages referenced to COM. The V
S
and COM offset ratings are tested with supplies biased at I
DD
=5 mA, V
CC
=12
V and V
B
-V
S
=12 V.
Symbol
V
B
V
S
I
DDZ
V
SS
V
HO
V
CC
V
LO
V
IN
V
CSD
V
DT
I
OREF
V
OCSET
T
A
I
PW
Definition
High-side floating supply absolute voltage
High-side floating supply offset voltage
Floating input supply zener clamp current
Floating input supply absolute voltage
High-side floating output voltage
Low-side fixed supply voltage
Low-side output voltage
PWM input voltage
CSD pin input voltage
DT pin input voltage
Reference output current to COM (Note 2)
OCSET pin input voltage
Ambient temperature
Input pulse width
Min.
V
S
+10
Note 1
1
0
Vs
10
0
V
SS
0
0.3
0.5
-40
10 (note 3)
Max.
V
S
+18
100
5
200
V
B
18
V
CC
V
DD
V
CC
0.8
5
125
-
Units
V
mA
V
mA
V
°C
ns
Note 1: Logic operational for V
S
equal to –5 V to +200 V. Logic state held for V
S
equal to –5 V to –V
BS
.
Note 2: Nominal voltage for V
REF
is 5 V. I
OREF
of 0.3 mA – 0.8 mA dictates total external resistor value on V
REF
to be 6.3 kΩ
to 16.7 kΩ.
Note 3: Output logic status may not respond correctly if input pulse width is smaller than the minimum pulse width
www.irf.com
3
IRS20955(S)PbF
Electrical Characteristics
V
CC
,V
BS
= 12 V, I
DD
=5 mA, V
SS
=20 V, V
S
=0 V,C
L
=1 nF and T
A
=25
°C
unless otherwise specified.
Symbol
Low-Side Supply
UV
CC+
UV
CC-
I
QCC
V
CLAMPL
UV
BS+
UV
BS-
I
QBS
I
LKH
V
CLAMPH
UV
DD+
UV
DD-
I
QDD
V
CLAMPM
I
LKM
V
IH
V
IL
I
IN+
I
IN-
Definition
Min
8.4
8.2
-
19.6
8.0
7.8
-
-
19.6
8.2
7.7
-
9.8
-
2.3
-
-
-
Typ
8.9
8.7
-
20.4
8.5
8.3
-
-
20.4
8.7
8.2
-
10.2
-
1.9
1.9
-
-
Max
9.4
9.2
3
21.6
9.0
Units
V
mA
V
Test Conditions
V
CC
supply UVLO positive threshold
V
CC
supply UVLO negative threshold
Low-side quiescent current
Low-side Zener diode clamp voltage
High-side well UVLO positive
threshold
High-side well UVLO negative
threshold
High-side quiescent current
High-side to low-side leakage current
High-side Zener diode clamp voltage
V
DD
, V
SS
floating supply UVLO
positive threshold
V
DD
, V
SS
floating supply UVLO
negative threshold
Floating input quiescent current
Floating input Zener diode clamp
voltage
Floating input side to low-side leakage
current
Logic high input threshold voltage
Logic low input threshold voltage
Logic “1” input bias current
Logic “0” input bias current
V
DT
= V
CC
I
CC
=5 mA
High-Side Floating Supply
V
8.8
1
50
21.6
9.2
8.7
1
10.8
50
-
1.5
40
1
V
mA
V
µA
mA
µA
V
V
B
=V
S
=200 V
I
BS
=5 mA
V
SS
=0 V
V
SS
=0 V
V
DD
=9.5 V +V
SS
I
DD
=5 mA
V
DD
=V
SS
=200 V
Floating Input Supply
Floating PWM Input
V
µA
V
IN
=3.3 V
V
IN
= V
SS
Protection
V
REF
V
th,OCL
V
th,OCH
V
th,1
V
th,2
I
CSD+
I
CSD-
t
SD
t
OCH
t
OCL
Reference output voltage
Low-side OC threshold in V
S
High-side OC threshold in V
CSH
CSD pin shutdown release threshold
CSD pin self reset threshold
CSD pin discharge current
CSD pin charge current
Shutdown propagation delay from
V
CSD
> V
SS
+ V
th,OCH
to shutdown
Propagation delay time from V
CSH
>
V
th,OCH
to shutdown
Propagation delay time from V
S
>
V
th,OCL
to shutdown
Output high short circuit current
(source)
Output low short circuit current (sink)
Low level output voltage
LO – COM, HO – VS
4.8
1.1
1.1+ V
S
0.62 x V
DD
0.26 x V
DD
70
70
-
-
-
5.1
1.2
1.2+ V
S
0.70 x V
DD
0.30 x V
DD
100
100
-
-
-
5.4
1.3
1.3+ V
S
0.78 x V
DD
0.34 x V
DD
130
130
250
500
500
ns
V
I
OREF
=0.5 mA
OCSET=1.2 V, Fig. 3
V
S
=200 V, Fig. 4
V
SS
=0 V
µA
V
SD
= V
SS
+5 V
Fig. 2
Fig. 4
Fig. 3
Gate Driver
I
o+
I
o-
V
OL
-
-
-
1.0
1.2
-
-
-
0.1
V
A
V
O
=0 V, PW<10 µs
V
O
=12 V, PW<10 µs
www.irf.com
4
IRS20955(S)PbF
Electrical Characteristics (cont.)
V
CC
,V
BS
= 12 V, I
DD
=5 mA, V
SS
=20 V, V
S
=0 V,C
L
=1 nF and T
A
=25
°C
unless otherwise specified.
V
OH
t
r
t
f
t
on,1
t
off,1
t
on,2
t
off,2
DT1
DT2
DT3
DT4
V
DT1
V
DT2
V
DT3
High level output voltage
VCC – LO, VB – HO
Turn-on rise time
Turn-off fall time
High-side and low-side turn-on
propagation delay, floating inputs
High-side and low-side turn-off
propagation delay, floating inputs
High-side and low-side turn-on
propagation delay, non-floating inputs
High-side and low-side turn-off
propagation delay, non-floating inputs
Deadtime: LO turn-off to HO turn-on
(DT
LO-HO
) & HO turn-off to LO turn-on
(DT
HO-LO
)
Deadtime: LO turn-off to HO turn-on
(DT
LO-HO
) & HO turn-off to LO turn-on
(DT
HO-LO
)
Deadtime: LO turn-off to HO turn-on
(DT
LO-HO
) & HO turn-off to LO turn-on
(DT
HO-LO
)
Deadtime: LO turn-off to HO turn-on
(DT
LO-HO
) & HO turn-off to LO turn-on
(DT
HO-LO
)V
DT
= V
DT4
DT mode select threshold 1
DT mode select threshold 2
DT mode select threshold 3
-
-
-
-
-
-
-
8
15
20
25
0.51(V
cc
)
0.32(V
cc
)
0.21(V
cc
)
-
15
10
105
90
105
90
15
25
35
45
0.57(V
cc
)
0.36(V
cc
)
0.23(V
cc
)
1.4
-
-
-
-
-
-
22
35
50
60
0.63(V
cc
)
0.40(V
cc
)
0.25(V
cc
)
V
ns
V
DT
= V
CC,
V
S
= 100 V,
V
SS
= 100 V
V
DT
= V
CC,
V
S
= 100V,
V
SS
= COM
V
DT
>V
DT1,
V
SS
= COM
V
DT1
>V
DT
> V
DT2,
V
SS
= COM
V
DT2
>V
DT
> V
DT3,
V
SS
= COM
V
DT3
>V
DT,
V
SS
= COM
V
I
O
=0 A
www.irf.com
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
