Low Skew, 1-to-9
Differential-to-LVHSTL Fanout Buffer
PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017
ICS8521I-03
DATA SHEET
G
ENERAL
D
ESCRIPTION
The 8521-03 is a low skew, 1-to-9 Differential-to-LVH-
S T L Fa n o u t B u f fe r . T h e 8 5 2 1 - 0 3 h a s t w o
selectable clock inputs. Redundant clock pairs, CLK0,
nCLK0 and CLK1, nCLK1 can accept most standard
differential input levels. The clock enable is internally
synchronized to eliminate runt pulses on the outputs
during asynchronous assertion/deassertion of the clock
enable pin.
Guaranteed output skew and par t-to-par t skew
characteristics make the 8521-03 ideal for today’s most ad-
vanced applications, such as IA64 and static RAMs.
F
EATURES
•
9 LVHSTL outputs
•
Redundant differential CLK0, nCLK0 and CLK1, nCLK1 inputs
•
CLKx, nCLKx pairs can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
•
Maximum output frequency: 500MHz
•
Output skew: 50ps (maximum)
•
Part-to-part skew: 250ps (maximum)
•
Propagation delay: 1.6ns (maximum)
•
V
OH
= 1V (maximum)
•
3.3V core, 1.8V output operating supply voltages
•
-40°C to 85°C ambient operating temperature
B
LOCK
D
IAGRAM
P
IN
A
SSIGNMENT
32-Lead LQFP
7mm x 7mm x 1.4mm Package Body
Y Package
Top View
8521AYI-03
www.idt.com
1
REV. B JUNE, 20, 2016
ICS8521AYI-03 Data Sheet
Low Skew, 1-to-9 Differential-to-LVHSTL Fanout Buffer
T
ABLE
1. P
IN
D
ESCRIPTIONS
Number
1
2
3
4
5
6
7
8
9, 16, 17,
24, 25, 32
10, 11
12, 13
14, 15
18, 19
20, 21
22, 23
26, 27
28, 29
30, 31
Name
V
DD
CLK0
nCLK0
CLK_SEL
CLK1
nCLK1
GND
CLK_EN
V
DDO
nQ8, Q8
nQ7, Q7
nQ6, Q6
nQ5, Q5
nQ4, Q4
nQ3, Q3
nQ2, Q2
nQ1, Q1
nQ0, Q0
Power
Input
Input
Input
Input
Input
Power
Input
Power
Output
Output
Output
Output
Output
Output
Output
Output
Output
Pullup
Pulldown
Pullup
Pulldown
Pulldown
Pullup
Type
Description
Core supply pin.
Non-inverting differential clock input.
Inverting differential clock input.
Clock select input. When HIGH, selects CLK1, nCLK1 inputs.
When LOW, selects CLK0, nCLK0.
LVTTL / LVCMOS interface levels.
Non-inverting differential clock input.
Inverting differential clock input.
Power supply ground.
Synchronizing clock enable. When HIGH, clock outputs follow
clock input. When LOW, Q outputs are forced low, nQ outputs are
forced high. LVCMOS /LVTTL interface levels.
Output supply pins.
Differential output pair. LVHSTL interface level.
Differential output pair. LVHSTL interface level.
Differential output pair. LVHSTL interface level.
Differential output pair. LVHSTL interface level.
Differential output pair. LVHSTL interface level.
Differential output pair. LVHSTL interface level.
Differential output pair. LVHSTL interface level.
Differential output pair. LVHSTL interface level.
Differential output pair. LVHSTL interface level.
NOTE:
Pullup
and
Pulldown
refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
T
ABLE
2. P
IN
C
HARACTERISTICS
Symbol
C
IN
R
PULLUP
R
PULLDOWN
Parameter
Input Capacitance
Input Pullup Resistor
Input Pulldown Resistor
Test Conditions
Minimum
Typical
4
51
51
Maximum
Units
pF
KΩ
KΩ
ICS8521AYI-03 REVISION B JUNE 20, 2016
2
©2016
Integrated Device Technology, Inc.
ICS8521AYI-03 Data Sheet
Low Skew, 1-to-9 Differential-to-LVHSTL Fanout Buffer
T
ABLE
3A. C
ONTROL
I
NPUT
F
UNCTION
T
ABLE
Inputs
CLK_EN
0
0
1
1
CLK_SEL
0
1
0
1
Selected Sourced
CLK0, nCLK0
CLK1, nCLK1
CLK0, nCLK0
CLK1, nCLK1
Q0:Q8
Disabled; LOW
Disabled; LOW
Enabled
Enabled
Outputs
nQ0:nQ8
Disabled; HIGH
Disabled; HIGH
Enabled
Enabled
After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge
as shown in
Figure 1.
In the active mode, the state of the outputs are a function of the CLKx, nCLKx inputs as described
in
Table 3B.
nCLK0, CLK1
CLK0, CLK1
CLK_EN
nQ0:nQ8
Q0:Q8
F
IGURE
1. CLK_EN T
IMING
D
IAGRAM
T
ABLE
3B. C
LOCK
I
NPUT
F
UNCTION
T
ABLE
Inputs
CLK0 or CLK1
0
1
0
1
Biased; NOTE 1
Biased; NOTE 1
nCLK0 or nCLK1
1
0
Biased; NOTE 1
Biased; NOTE 1
0
1
Q0:Q8
LOW
HIGH
LOW
HIGH
HIGH
LOW
Outputs
nQ0:nQ8
HIGH
LOW
HIGH
LOW
LOW
HIGH
Input to Output Mode
Differential to Differential
Differential to Differential
Single Ended to Differential
Single Ended to Differential
Single Ended to Differential
Single Ended to Differential
Polarity
Non Inverting
Non Inverting
Non Inverting
Non Inverting
Inverting
Inverting
NOTE 1: Please refer to the Application Information “Wiring the Differential Input to Accept Single Ended Levels”.
ICS8521AYI-03 REVISION B JUNE 20, 2016
3
©2016
Integrated Device Technology, Inc.
ICS8521AYI-03 Data Sheet
Low Skew, 1-to-9 Differential-to-LVHSTL Fanout Buffer
A
BSOLUTE
M
AXIMUM
R
ATINGS
Supply Voltage, V
DD
Inputs, V
I
Outputs, V
O
Package Thermal Impedance,
θ
JA
Storage Temperature, T
STG
4.6V
-0.5V to V
DD
+ 0.5 V
-0.5V to V
DDO
+ 0.5V
47.9°C/W (0 lfpm)
-65°C to 150°C
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device. These ratings are stress specifications only. Functional
operation of product at these conditions or any conditions
beyond those listed in the
DC Characteristics
or
AC Charac-
teristics
is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
T
ABLE
4A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
DD
= 3.3V±5%, V
DDO
= 1.8V±0.2V, T
A
= -40°C
TO
85°C
Symbol
V
DD
V
DDO
I
DD
Parameter
Core Supply Voltage
Output Supply Voltage
Power Supply Current
Test Conditions
Minimum
3.135
1.6
Typical
3.3
1.8
Maximum
3.465
2.0
95
Units
V
V
mA
T
ABLE
4B. LVCMOS/LVTTL DC C
HARACTERISTICS
,
V
DD
= 3.3V±5%, V
DDO
= 1.8V±0.2V, T
A
= -40°C
TO
85°C
Symbol
V
IH
V
IL
I
IH
I
IL
Parameter
Input High Voltage
Input Low Voltage
Input High Current
Input Low Current
CLK_EN
CLK_SEL
CLK_EN
CLK_SEL
V
IN
= V
DD
= 3.465V
V
IN
= V
DD
= 3.465V
V
IN
= 0V, V
DD
= 3.465V
V
IN
= 0V, V
DD
= 3.465V
-150
-5
Test Conditions
Minimum
2
-0.3
Typical
Maximum
V
DD
+ 0.3
0.8
5
150
Units
V
V
µA
µA
µA
µA
T
ABLE
4C. D
IFFERENTIAL
DC C
HARACTERISTICS
,
V
DD
= 3.3V±5%, V
DDO
= 1.8V±0.2V, T
A
= -40°C
TO
85°C
Symbol
I
IH
I
IL
V
PP
V
CMR
Parameter
Input High Current
Input Low Current
CLKx
nCLKx
CLKx
nCLKx
Test Conditions
V
IN
= V
DD
= 3.465V
V
IN
= V
DD
= 3.465V
V
IN
= 0V, V
DD
= 3.465V
V
IN
= 0V, V
DD
= 3.465V
-5
-150
0.15
1.3
V
DD
- 0.85
Minimum
Typical
Maximum
150
5
Units
µA
µA
µA
µA
V
V
Peak-to-Peak Input Voltage
Common Mode Input Voltage;
0.5
NOTE 1, 2
NOTE 1: For single ended applications, the maximum input voltage for CLKx and nCLKx is V
DD
+ 0.3V.
NOTE 2: Common mode voltage is defined as V
IH
.
ICS8521AYI-03 REVISION B JUNE 20, 2016
4
©2016
Integrated Device Technology, Inc.
ICS8521AYI-03 Data Sheet
Low Skew, 1-to-9 Differential-to-LVHSTL Fanout Buffer
T
ABLE
4D. LVHSTL DC C
HARACTERISTICS
,
V
DD
= 3.3V±5%, V
DDO
= 1.8V±0.2V, T
A
= -40°C
TO
85°C
Symbol
V
OH
V
OL
V
SWING
Parameter
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1
Peak-to-Peak Output Voltage Swing
Test Conditions
Minimum
0.7
0
0.4
Typical
Maximum
1.0
0.4
1.0
Units
V
V
V
NOTE 1: Outputs terminated with 50Ω to ground.
T
ABLE
5. AC C
HARACTERISTICS
,
V
DD
= 3.3V±5%, V
DDO
= 1.8V±0.2V, T
A
= -40°C
TO
85°C
Symbol
f
MAX
t
PD
tsk(o)
tsk(pp)
t
R
/ t
F
odc
Parameter
Output Frequency
Propagation Delay; NOTE 1
Output Skew; NOTE 2, 4
Part-to-Part Skew; NOTE 3, 4
Output Rise/Fall Time
Output Duty Cycle
ƒ
≤
266MHz
266MHz < ƒ
≤
500MHz
200
48
45
1.0
Test Conditions
Minimum
Typical
Maximum
500
1.6
50
250
700
52
55
Units
MHz
ns
ps
ps
ps
%
%
NOTE 1: Measured from the differential input crossing point to the differential output crossing point.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at the output differential cross points.
NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages
and with equal load conditions. Using the same type of inputs on each device, the outputs are measured
at the differential cross points.
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.
ICS8521AYI-03 REVISION B JUNE 20, 2016
5
©2016
Integrated Device Technology, Inc.
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
