VS-ST180C Series
www.vishay.com
Vishay Semiconductors
Phase Control Thyristors
(Hockey PUK Version), 350 A
FEATURES
• Center amplifying gate
• Metal case with ceramic insulator
• International standard case A-PUK (TO-200AB)
• Designed and qualified for industrial level
• Material categorization: for definitions of compliance
please see
www.vishay.com/doc?99912
TYPICAL APPLICATIONS
A-PUK (TO-200AB)
• DC motor controls
• Controlled DC power supplies
• AC controllers
PRIMARY CHARACTERISTICS
I
T(AV)
V
DRM
/V
RRM
V
TM
I
GT
T
J
Package
Circuit configuration
350 A
400 V, 800 V, 1200 V, 1600 V,
1800 V, 2000 V
1.96 V
90 mA
-40 °C to +125 °C
A-PUK (TO-200AB)
Single SCR
MAJOR RATINGS AND CHARACTERISTICS
PARAMETER
I
T(AV)
I
T(RMS)
I
TSM
I
2
t
V
DRM
/V
RRM
t
q
T
J
Typical
T
hs
T
hs
50 Hz
60 Hz
50 Hz
60 Hz
TEST CONDITIONS
VALUES
350
55
660
25
5000
5230
125
114
400 to 2000
100
-40 to +125
UNITS
A
°C
A
°C
A
kA
2
s
V
μs
°C
ELECTRICAL SPECIFICATIONS
VOLTAGE RATINGS
TYPE NUMBER
VOLTAGE
CODE
04
08
VS-ST180C..C
12
16
18
20
V
RSM
, MAXIMUM
I
DRM
/I
RRM
MAXIMUM
V
DRM
/V
RRM
, MAXIMUM REPETITIVE PEAK
AND OFF-STATE VOLTAGE
NON-REPETITIVE PEAK VOLTAGE AT T
J
= T
J
MAXIMUM
V
V
mA
400
800
1200
1600
1800
2000
500
900
1300
1700
1900
2100
30
Revision: 27-Sep-17
Document Number: 94396
1
For technical questions within your region:
DiodesAmericas@vishay.com, DiodesAsia@vishay.com, DiodesEurope@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
VS-ST180C Series
www.vishay.com
Vishay Semiconductors
ABSOLUTE MAXIMUM RATINGS
PARAMETER
Maximum average on-state current
at heatsink temperature
Maximum RMS on-state current
Maximum peak, one-cycle
non-repetitive surge current
SYMBOL
I
T(AV)
I
T(RMS)
TEST CONDITIONS
180° conduction, half sine wave
double side (single side) cooled
DC at 25 °C heatsink temperature double side cooled
t = 10 ms
I
TSM
t = 8.3 ms
t = 10 ms
t = 8.3 ms
t = 10 ms
Maximum I
2
t for fusing
I
2
t
t = 8.3 ms
t = 10 ms
t = 8.3 ms
Maximum I
2
t
for fusing
Low level value of threshold voltage
High level value of threshold voltage
Low level value of on-state slope resistance
High level value of on-state slope resistance
Maximum on-state voltage
Maximum holding current
Maximum (typical) latching current
I
2
t
V
T(TO)1
V
T(TO)2
r
t1
r
t2
V
TM
I
H
I
L
No voltage
reapplied
100 % V
RRM
reapplied
No voltage
reapplied
100 % V
RRM
reapplied
VALUES
350 (140)
55 (85)
660
5000
5230
4200
Sinusoidal half wave,
initial T
J
= T
J
maximum
4400
125
114
88
81
1250
1.08
1.14
1.18
1.14
1.96
600
1000 (300)
kA
2
s
V
m
V
mA
kA
2
s
A
UNITS
A
°C
t = 0.1 to 10 ms, no voltage reapplied
(16.7 % x
x I
T(AV)
< I <
x I
T(AV)
), T
J
= T
J
maximum
(I >
x I
T(AV)
), T
J
= T
J
maximum
(16.7 % x
x I
T(AV)
< I <
x I
T(AV)
), T
J
= T
J
maximum
(I >
x I
T(AV)
), T
J
= T
J
maximum
I
pk
= 750 A, T
J
= T
J
maximum, t
p
= 10 ms sine pulse
T
J
= 25 °C, anode supply 12 V resistive load
SWITCHING
PARAMETER
Maximum non-repetitive rate of
rise of turned-on current
Typical delay time
Typical turn-off time
SYMBOL
dI/dt
t
d
t
q
TEST CONDITIONS
Gate drive 20 V, 20
,
t
r
1 μs
T
J
= T
J
maximum, anode voltage
80 % V
DRM
Gate current 1 A, dI
g
/dt = 1 A/μs
V
d
= 0.67 % V
DRM
, T
J
= 25 °C
I
TM
= 300 A, T
J
= T
J
maximum, dI/dt = 20 A/μs,
V
R
= 50 V, dV/dt = 20 V/μs, gate 0 V 100
,
t
p
= 500 μs
VALUES
1000
1.0
μs
100
UNITS
A/μs
BLOCKING
PARAMETER
Maximum critical rate of rise of
off-state voltage
Maximum peak reverse and
off-state leakage current
SYMBOL
dV/dt
I
RRM
,
I
DRM
TEST CONDITIONS
T
J
= T
J
maximum linear to 80 % rated V
DRM
T
J
= T
J
maximum, rated V
DRM
/V
RRM
applied
VALUES
500
30
UNITS
V/μs
mA
Revision: 27-Sep-17
Document Number: 94396
2
For technical questions within your region:
DiodesAmericas@vishay.com, DiodesAsia@vishay.com, DiodesEurope@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
VS-ST180C Series
www.vishay.com
Vishay Semiconductors
TRIGGERING
PARAMETER
Maximum peak gate power
Maximum average gate power
Maximum peak positive gate current
Maximum peak positive gate voltage
Maximum peak negative gate voltage
DC gate current required to trigger
SYMBOL
P
GM
P
G(AV)
I
GM
+ V
GM
- V
GM
T
J
= - 40 °C
I
GT
T
J
= 25 °C
T
J
= 125 °C
T
J
= - 40 °C
DC gate voltage required to trigger
DC gate current not to trigger
DC gate voltage not to trigger
V
GT
I
GD
V
GD
T
J
= T
J
maximum
T
J
= 25 °C
T
J
= 125 °C
Maximum gate current/voltage not
to trigger is the maximum value
which will not trigger any unit with
rated V
DRM
anode to cathode
applied
Maximum required gate trigger/
current/voltage are the lowest value
which will trigger all units 12 V
anode to cathode applied
180
90
40
2.9
1.8
1.2
10
0.25
T
J
= T
J
maximum, t
p
5 ms
TEST CONDITIONS
T
J
= T
J
maximum, t
p
5 ms
T
J
= T
J
maximum, f = 50 Hz, d% = 50
VALUES
typ.
10
2.0
3.0
20
5.0
-
150
-
-
3.0
-
mA
V
V
mA
max.
UNIT
S
W
A
V
THERMAL AND MECHANICAL SPECIFICATIONS
PARAMETER
Maximum operating junction
temperature range
Maximum storage temperature range
Maximum thermal resistance,
junction to heatsink
Maximum thermal resistance,
case to heatsink
Mounting force, ± 10 %
Approximate weight
Case style
See dimensions - link at the end of datasheet
SYMBOL
T
J
T
Stg
R
thJ-hs
R
thC-hs
DC operation single side cooled
DC operation double side cooled
DC operation single side cooled
DC operation double side cooled
TEST CONDITIONS
VALUES
-40 to 125
-40 to 150
0.17
0.08
0.033
0.017
4900
(500)
50
N
(kg)
g
K/W
UNIT
S
°C
A-PUK (TO-200AB)
R
thJC
CONDUCTION
CONDUCTION ANGLE
180°
120°
90°
60°
30°
SINUSOIDAL
CONDUCTION
SINGLE SIDE
0.015
0.018
0.024
0.035
0.060
DOUBLE SIDE
0.015
0.019
0.024
0.035
0.060
RECTANGULAR
CONDUCTION
SINGLE SIDE
0.011
0.019
0.026
0.036
0.060
DOUBLE SIDE
0.011
0.019
0.026
0.037
0.061
T
J
= T
J
maximum
K/W
TEST CONDITIONS
UNITS
Note
• The table above shows the increment of thermal resistance R
thJC
when devices operate at different conduction angles than DC
Revision: 27-Sep-17
Document Number: 94396
3
For technical questions within your region:
DiodesAmericas@vishay.com, DiodesAsia@vishay.com, DiodesEurope@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
VS-ST180C Series
www.vishay.com
Vishay Semiconductors
130
ST180C..C Series
(Double side cooled)
R
thJ-hs
(DC) = 0.08 K/W
130
Maximum Allowable
Heatsink Temperature (°C)
Maximum Allowable
Heatsink Temperature (°C)
120
110
100
90
80
70
60
50
40
0
50
100
30°
ST180C..C Series
(Single side cooled)
R
thJ-hs
(DC) = 0.17 K/W
120
110
100
90
80
70
60
50
40
30
20
250
0
100
200
30°
60°
300
90°
Ø
Conduction angle
Ø
Conduction period
180°
60°
150
90°
120°
200
180°
DC
120°
400
500
600
700
Average On-State Current (A)
Fig. 1 - Current Ratings Characteristics
Average On-State Current (A)
Fig. 4 - Current Ratings Characteristics
130
120
1000
Maximum Allowable
Heatsink Temperature (°C)
110
100
90
80
70
60
50
40
30
20
0
100
30°
60°
Maximum Average
On-State Power Loss (W)
ST180C..C Series
(Single side cooled)
R
thJ-hs
(DC) = 0.17 K/W
900
800
700
600
500
400
300
200
100
0
400
0
50
180°
120°
90°
60°
30°
RMS limit
Ø
Conduction period
Ø
90°
180°
120°
200
300
DC
Conduction angle
ST180C..C Series
T
J
= 125 °C
100 150 200 250 300 350 400 450
Average On-State Current (A)
Fig. 2 - Current Ratings Characteristics
Average On-State Current (A)
Fig. 5 - On-State Power Loss Characteristics
130
Maximum Allowable
Heatsink Temperature (°C)
120
110
100
90
80
70
60
50
40
30
20
0
50
30°
Maximum Average
On-State Power Loss (W)
ST180C..C Series
(Double side cooled)
R
thJ-hs
(DC) = 0.17 K/W
Ø
Conduction angle
180°
60°
90°
120°
1300
1200
1100
1000
900
800
700
600
500
400
300
200
100
0
0
DC
180°
120°
90°
60°
30°
RMS limit
Ø
Conduction period
ST180C..C Series
T
J
= 125 °C
100
200
300
400
500
600
700
100 150 200 250 300 350 400 450
Average On-State Current (A)
Fig. 3 - Current Ratings Characteristics
Average On-State Current (A)
Fig. 6 - On-State Power Loss Characteristics
Revision: 27-Sep-17
Document Number: 94396
4
For technical questions within your region:
DiodesAmericas@vishay.com, DiodesAsia@vishay.com, DiodesEurope@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
VS-ST180C Series
www.vishay.com
Vishay Semiconductors
5000
Maximum non repetitive surge current
versus pulse train duration. Control of
conduction may not be maintained.
Initial T
J
= 125 °C
No Voltage Reapplied
Rated V
RRM
Reapplied
4500
At any rated load condition and with
rated V
RRM
applied following surge
Peak Half Sine Wave
On-State Current (A)
Peak Half Sine Wave
On-State Current (A)
4000
Initial T
J
= 125 °C
at 60 Hz 0.0083 s
at 50 Hz 0.0100 s
4500
4000
3500
3000
2500
3500
3000
2500
ST180C..C Series
2000
1
10
100
ST180C..C Series
2000
0.01
0.1
1
Number of Equal Amplitude Half Cycle
Current Pulses (N)
Fig. 7 - Maximum Non-Repetitive Surge Current
Single and Double Side Cooled
Pulse Train Duration (s)
Fig. 8 - Maximum Non-Repetitive Surge Current
Single and Double Side Cooled
Instantaneous On-State Current (A)
10 000
T
J
= 25 °C
T
J
= 125 °C
1000
ST180C..C Series
100
1
2
3
4
5
6
Instantaneous On-State Voltage (V)
Fig. 9 - On-State Voltage Drop Characteristics
1
Z
thJ-hs
- Transient
Thermal Impedance (K/W)
0.1
Steady state value
R
thJ-hs
= 0.17 K/W
(Single side cooled)
R
thJ-hs
= 0.08 K/W
(Double side cooled)
(DC operation)
0.01
ST180C..C Series
0.001
0.001
0.01
0.1
1
10
Square Wave Pulse Duration (s)
Fig. 10 - Thermal Impedance Z
thJ-hs
Characteristics
Revision: 27-Sep-17
Document Number: 94396
5
For technical questions within your region:
DiodesAmericas@vishay.com, DiodesAsia@vishay.com, DiodesEurope@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
